AlexIndustrial/mesa
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
213,181 Commits 1 Branch 0 Tags
a90d8fc08ede85e3634991e41c40617e2e93ae1e
Commit Graph

213181 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
José Roberto de Souza a90d8fc08e anv/allocator: Subtract start_offset in chunk_offset 
anv_state::offset in the context of anv_state_pool is equal to the offset from
the begining of block_pool + start_offset.
Like it is set in anv_state_pool_alloc_no_vg() in the path that allocs a new
block in anv_block_pool.

As anv_state_pool_return_chunk() expects only the offset from the begining of
anv_block_pool so here subtracting to make the path that grabs a larger chunk of
memory of the pool and split into smaler chunks to properly work.

Cc: mesa-stable
Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Signed-off-by: José Roberto de Souza <jose.souza@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/37669>
 2025-10-08 17:26:42 +00:00
José Roberto de Souza 4ca18c09c1 anv/allocator: Don't call anv_block_pool_map() with an offset that includes start_offset 
Only 3 pools sets a value different than zero to start_offset so that might be
a issue that was being hidden by luck.

Cc: mesa-stable
Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Signed-off-by: José Roberto de Souza <jose.souza@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/37669>
 2025-10-08 17:26:42 +00:00
José Roberto de Souza ad62911683 anv/allocator: Change some parameters and variables from 32bit to 64bits 
struct anv_state::offset and struct anv_block_pool::max_size are 64bits so these
parameters should also be 64bit or risk overflow.

Cc: mesa-stable
Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Signed-off-by: José Roberto de Souza <jose.souza@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/37669>
 2025-10-08 17:26:41 +00:00
José Roberto de Souza 27074cb48b anv/allocator: Drop uncessary function 
Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Signed-off-by: José Roberto de Souza <jose.souza@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/37669>
 2025-10-08 17:26:41 +00:00
José Roberto de Souza 4aee4f0975 anv/allocator: Move definition of ANV_FREE_LIST_EMPTY to anv_allocator 
While at it also renaming EMPTY to ANV_FREE_LIST_EMPTY_VAL to be more explicit.
No changes in behavior expected here.

Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Signed-off-by: José Roberto de Souza <jose.souza@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/37669>
 2025-10-08 17:26:41 +00:00
Mike Blumenkrantz 950459d95f mesa: copy NumSamples in reuse_framebuffer_texture_attachment 
this otherwise breaks msrtt

cc: mesa-stable

Reviewed-by: Marek Olšák <marek.olsak@amd.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/37766>
 2025-10-08 16:58:52 +00:00
Mike Blumenkrantz 8f0ac427b3 glsl: fix gl_ViewID_OVR type to uint 
the spec defines this as a uint, and having it as an int breaks anyone
trying to actually use it

cc: mesa-stable

Reviewed-by: Marek Olšák <marek.olsak@amd.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/37766>
 2025-10-08 16:58:52 +00:00
Dylan Baker 390b5e6150 iris: Fix potential null deref in debug archiver 
We currently pass the NIR field directly from the iris_uncompiled_shader
struct, which works in most cases, however, in the caes where we create
a passthrough TSC shader, the uncompiled shader is nullptr, which would
create a null dereference. Instead, pass the NIR shader directly to the
function, so we can pass the passthrough shader.

CID: 1666496
Fixes: dedbe0e826 ("iris: Create archive file when using INTEL_DEBUG=mda")
Reviewed-by: Paulo Zanoni <paulo.r.zanoni@intel.com>
Reviewed-by: Kenneth Graunke <kenneth@whitecape.org>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/37751>
 2025-10-08 16:39:45 +00:00
Lionel Landwerlin bb5eb9a096 intel/ds: disable draw/blorp tracepoints by default on android 
Signed-off-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Acked-by: Tim Van Patten <timvp@google.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/37740>
 2025-10-08 16:00:50 +00:00
Lionel Landwerlin c4061b96f0 intel/ds: lump all the draw under the same toggle 
Signed-off-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Acked-by: Tim Van Patten <timvp@google.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/37740>
 2025-10-08 16:00:50 +00:00
Lionel Landwerlin 3df4d86409 u_trace: use os_get_option instead of getenv 
Signed-off-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Acked-by: Tim Van Patten <timvp@google.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/37740>
 2025-10-08 16:00:49 +00:00
Gurchetan Singh 05cd676287 gfxstream: delete magma-over-gfxstream 
This was always meant to a be transitional approach.

Reviewed-by: Aaron Ruby <aruby@qnx.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/37728>
 2025-10-08 15:42:13 +00:00
Mike Blumenkrantz 5080f2b6f5 zink: disable msrtss handling when blitting 
this avoids weirdness when e.g., flushing clears

cc: mesa-stable

Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/37767>
 2025-10-08 10:16:37 -04:00
Mike Blumenkrantz 0ab8878a6e zink: only add mutable bind for transient surfaces when necessary 
Fixes: 3cd3195d31 ("zink: always add mutable to transient surface creation when needed")
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/37767>
 2025-10-08 10:16:37 -04:00
Connor Abbott 4043ea91b6 tu: Support sparse binds on the gfx queue 
Although this isn't technically required by the Vulkan spec, a few
native Vulkan games including DOOM Eternal expect it to be supported
because Windows drivers all support it. Now that support has been
plumbed through in the kernel backend, expose the ability to submit
sparse binds on the graphics queue that are implicitly synchronized with
graphics commands.

Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/37304>
 2025-10-08 13:39:35 +00:00
Connor Abbott 0cc0e786e0 tu/drm: Emulate combined gfx/sparse queues 
Create an extra sparse queue when creating a graphics queue, and send
sparse binds to that queue. Synchronize graphics commands against sparse
binds and vice versa using a pair of timeline semaphores.

Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/37304>
 2025-10-08 13:39:34 +00:00
Connor Abbott 6c296c1283 tu: Pass tu_queue to kernel create/destroy functions 
Refactor this since we're about to create more than one kernel queue per
Vulkan queue on drm/msm.

Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/37304>
 2025-10-08 13:39:34 +00:00
Erik Faye-Lund fff9f0a0e6 docs/pvr: update vulkan version 
This was missed when bumping the driver version.

Reviewed-by: Frank Binns <frank.binns@imgtec.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/37678>
 2025-10-08 15:33:52 +02:00
Erik Faye-Lund ad7bfc0562 docs/pvr: update conformance status 
Vulkan 1.0 conformance has happened on BXS-4-64, but not on other GPUs
or Vulkan versions using an upstream version of the driver. So let's
update the phrasing to include this.

And since we actually expose Vulkan 1.2 now (see next commit), let's
untangle the conformance information from the GPUs support table; this
way nobody should be confused and think we're conformant to Vulkan 1.2,
when we're not (yet).

Reviewed-by: Frank Binns <frank.binns@imgtec.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/37678>
 2025-10-08 15:33:52 +02:00
Erik Faye-Lund 8f535dea88 v3dv: use ld_args_build_id 
This driver landed after the move to ld_args_build_id, so it never got
converted over. Let's make sure it's testing for the feature support
rather than just assuming it's there.

Acked-by: Iago Toral Quiroga <itoral@igalia.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/37393>
 2025-10-08 12:07:10 +00:00
Eric Engestrom c3957860b8 ci-tron: bump job template commit to get cached job templates 
This also includes support for the new job cookie system, verifying that jobs
running originate from the claimed source. This is useful internally but won't
affect users, unlike the feature in the title :)

Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/37609>
 2025-10-08 11:04:51 +00:00
Alejandro Piñeiro cea6d7ada5 v3d: expose GL_KHR_shader_subgroup for v71+ 
All the compiler support was implemented as part of the v3dv
implementation (see commit 31e8740808 and MR#27211).

We are using the same size/supported_stages and mostly the same
supported features, so probably at some point it would be good to have
a common place for that info. Zink reuses their definitions, but as
far as I see it does that because the PIPE and equivalent VK
definitions has the same values, that seems somewhat fragile.

We don't support all features, and in order to support arithmetic we
need to enable a lowering.

Using CTS, right now we are passing 1023 tests out of 6053 (the rest
are skipped).

Reviewed-by: Iago Toral Quiroga <itoral@igalia.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/37621>
 2025-10-08 10:48:41 +00:00
Karmjit Mahil 01d1748130 tu: Add VK_EXT_zero_initialize_device_memory 
Closes: https://gitlab.freedesktop.org/mesa/mesa/-/issues/14023
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/37662>
 2025-10-08 10:13:35 +00:00
Iago Toral Quiroga 6ee8fafac1 panfrost: fix swapped stats for varing and position shaders 
Fixes: 4da7b12000 ("panfrost: port to common stats framework")
Reviewed-by: Alejandro Piñeiro <apinheiro@igalia.com>
Reviewed-by: Mary Guillemard <mary.guillemard@collabora.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/37757>
 2025-10-08 09:55:13 +00:00
Valentine Burley ad22f2419a ci/android: Make Vulkan driver replacement conditional 
This avoids hard-coding Vulkan drivers that are not part of the arm64
Mesa build archive.

Signed-off-by: Valentine Burley <valentine.burley@collabora.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/37738>
 2025-10-08 09:25:24 +00:00
Valentine Burley 1bca7ca3e0 ci: Rename ANDROID_GPU_MODE to CUTTLEFISH_GPU_MODE 
Makes the variable name more clear.

Signed-off-by: Valentine Burley <valentine.burley@collabora.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/37738>
 2025-10-08 09:25:24 +00:00
Rhys Perry c63c695149 radv: move nir_opt_algebraic loop for NGG culling earlier 
Totals from 6913 (8.66% of 79825) affected shaders: (Navi21)
Instrs: 5373319 -> 5358717 (-0.27%); split: -0.30%, +0.03%
CodeSize: 27448536 -> 27345464 (-0.38%); split: -0.41%, +0.03%
SpillSGPRs: 982 -> 998 (+1.63%)
Latency: 22998827 -> 23011602 (+0.06%); split: -0.13%, +0.19%
InvThroughput: 4663749 -> 4664809 (+0.02%); split: -0.00%, +0.03%
VClause: 120845 -> 120461 (-0.32%); split: -0.49%, +0.17%
SClause: 119068 -> 116064 (-2.52%); split: -2.71%, +0.18%
Copies: 456590 -> 456450 (-0.03%); split: -0.19%, +0.16%
Branches: 145555 -> 145559 (+0.00%); split: -0.00%, +0.01%
PreSGPRs: 300465 -> 301154 (+0.23%); split: -0.01%, +0.24%
VALU: 3064127 -> 3064210 (+0.00%); split: -0.00%, +0.00%
SALU: 891257 -> 886368 (-0.55%); split: -0.71%, +0.16%
SMEM: 190500 -> 184624 (-3.08%); split: -3.11%, +0.02%

Signed-off-by: Rhys Perry <pendingchaos02@gmail.com>
Reviewed-by: Daniel Schürmann <daniel@schuermann.dev>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/36936>
 2025-10-08 08:54:11 +00:00
Marek Olšák 3fe651f607 nir: remove load_smem_amd 
replaced by load_global_amd + ACCESS_SMEM_AMD

Reviewed-by: Daniel Schürmann <daniel@schuermann.dev>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/36936>
 2025-10-08 08:54:11 +00:00
Daniel Schürmann 3ae2f12eb4 ac/nir: switch load_smem_amd to use load_global 
Totals from 24920 (31.21% of 79839) affected shaders: (Navi48)

Instrs: 22044185 -> 22413945 (+1.68%); split: -0.01%, +1.68%
CodeSize: 117211728 -> 118623656 (+1.20%); split: -0.01%, +1.21%
VGPRs: 1199008 -> 1198948 (-0.01%)
SpillSGPRs: 7421 -> 7365 (-0.75%); split: -0.78%, +0.03%
SpillVGPRs: 2177 -> 2184 (+0.32%); split: -0.09%, +0.41%
Scratch: 7037952 -> 7038208 (+0.00%)
Latency: 155140452 -> 155530877 (+0.25%); split: -0.02%, +0.27%
InvThroughput: 23601713 -> 23634131 (+0.14%); split: -0.01%, +0.15%
VClause: 458456 -> 458575 (+0.03%); split: -0.09%, +0.11%
SClause: 651928 -> 649405 (-0.39%); split: -1.26%, +0.87%
Copies: 1681110 -> 1677057 (-0.24%); split: -0.42%, +0.17%
Branches: 515419 -> 515322 (-0.02%); split: -0.02%, +0.00%
PreSGPRs: 992903 -> 990545 (-0.24%); split: -0.24%, +0.00%
VALU: 11971995 -> 11967962 (-0.03%); split: -0.04%, +0.00%
SALU: 3247576 -> 3476720 (+7.06%); split: -0.03%, +7.08%
VMEM: 821046 -> 821056 (+0.00%); split: -0.00%, +0.00%
SMEM: 988476 -> 988779 (+0.03%)
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/36936>
 2025-10-08 08:54:11 +00:00
Daniel Schürmann 2622a3bc47 radv,radeonsi: call ac_nir_lower_global_access and nir_lower_int64 for gs copy shaders 
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/36936>
 2025-10-08 08:54:08 +00:00
Daniel Schürmann a02eb9a360 radeonsi: delay nir_lower_global_access 
Also delay lower_int64 in order to improve offset parsing.

Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/36936>
 2025-10-08 08:54:08 +00:00
Daniel Schürmann 50fcfe6bd8 radv: delay nir_opt_shrink_vectors 
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/36936>
 2025-10-08 08:54:05 +00:00
Daniel Schürmann fdd6bdf03d ac/nir_lower_global_access: don't assume pack_64_2x32 is the same as u2u64 
It might also be the expanded base address.

Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/36936>
 2025-10-08 08:53:58 +00:00
Daniel Schürmann 0209065229 ac/nir_lower_global_access: require no_unsigned wrap when extracting from 32-bit additions 
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/36936>
 2025-10-08 08:53:58 +00:00
Daniel Schürmann 7593667b0a nir/divergence_analysis: check ACCESS_SMEM_AMD 
Revert "nir/divergence: make smem load_global_amd uniform"

This reverts commit 2d0f93631c.

Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/36936>
 2025-10-08 08:53:55 +00:00
Daniel Schürmann c82d70d3ec radv: delay lowering int64 
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/36936>
 2025-10-08 08:53:53 +00:00
Daniel Schürmann eda8fc1e90 radv: delay lowering global access 
Totals from 21 (0.03% of 79839) affected shaders: (Navi48)

Instrs: 30258 -> 30249 (-0.03%); split: -0.05%, +0.02%
CodeSize: 159660 -> 159552 (-0.07%); split: -0.07%, +0.01%
Latency: 188154 -> 188131 (-0.01%); split: -0.02%, +0.00%
SClause: 251 -> 252 (+0.40%)
SMEM: 619 -> 598 (-3.39%)
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/36936>
 2025-10-08 08:53:53 +00:00
Daniel Schürmann cacb390ec9 nir/load_store_vectorize: Fix parsing offsets through u2u64 
Fixes: cfba417316 ('nir/load_store_vectorize: optimize accesses with u2u64(ishl.nuw(iadd))')
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/36936>
 2025-10-08 08:53:51 +00:00
David Rosca d896c490df radeonsi/vpe: Fix transfer function mapping to vpelib 
Cc: mesa-stable
Reviewed-by: Peyton Lee <peytolee@amd.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/37759>
 2025-10-08 08:33:22 +00:00
Frank Binns 793abd9741 pvr: advertise VK_EXT_zero_initialize_device_memory 
The kernel driver zero initialises device memory allocations for us, so all that
needs to be done is to advertise support for the extension.

Signed-off-by: Frank Binns <frank.binns@imgtec.com>
Reviewed-by: Karmjit Mahil <karmjit.mahil@igalia.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/37732>
 2025-10-08 08:25:20 +01:00
Yiwei Zhang 3418076fab panvk: adopt PANVK_DEBUG(category) 
This change also cleans up redundant local variables (mostly just
panvk_instance), struct fields and function args.

Reviewed-by: Boris Brezillon <boris.brezillon@collabora.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/37752>
 2025-10-08 06:50:52 +00:00
Yiwei Zhang 93cd8bf098 panvk: add PANVK_DEBUG(category) to simplify debug control 
In general, the debug flags are served once per proc invocation. So we
can make panvk debug flags global and clean up the existing codes in the
next change. Meanwhile, this changes improves branch prediction on user
builds and logs the enabled debug options when startup is used.

Reviewed-by: Boris Brezillon <boris.brezillon@collabora.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/37752>
 2025-10-08 06:50:52 +00:00
Vinson Lee 77f6753d68 gfxstream: Fix build error 
../src/gfxstream/guest/vulkan_enc/ResourceTracker.cpp:40:10: fatal error: perfetto/tracing.h: No such file or directory
   40 | #include <perfetto/tracing.h>
      |          ^~~~~~~~~~~~~~~~~~~~

Closes: https://gitlab.freedesktop.org/mesa/mesa/-/issues/13939
Signed-off-by: Vinson Lee <vlee@freedesktop.org>
Reviewed-by: Gurchetan Singh <gurchetansingh@google.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/37699>
 2025-10-08 05:38:19 +00:00
Vinson Lee 69becc0509 panfrost: Remove duplicate variable ret 
Fix defect reported by Coverity Scan.

Evaluation order violation (EVALUATION_ORDER)
write_write_typo:
In ret = ret = ({...; drmIoctl(panfrost_device_fd(dev), 3221775434UL, &args);}),
ret is written twice with the same value.

Fixes: e9aedfe508 ("panfrost: Support JM context creation and destruction")
Signed-off-by: Vinson Lee <vlee@freedesktop.org>
Reviewed-by: Erik Faye-Lund <erik.faye-lund@collabora.com>
Reviewed-by: Boris Brezillon <boris.brezillon@collabora.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/37708>
 2025-10-08 05:18:35 +00:00
Tapani Pälli cb822a323f anv/blorp: add missing cs stall on compute pipe control 
Cc: mesa-stable
Signed-off-by: Tapani Pälli <tapani.palli@intel.com>
Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/37715>
 2025-10-08 04:49:27 +00:00
Tapani Pälli c15b8329fd anv: add cs stall for any pipe control on compute 
Cc: mesa-stable
Signed-off-by: Tapani Pälli <tapani.palli@intel.com>
Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/37715>
 2025-10-08 04:49:27 +00:00
Tapani Pälli 5115d69f1c iris: add a check if blorp can support blitter copy 
Cc: mesa-stable
Closes: https://gitlab.freedesktop.org/mesa/mesa/-/issues/13915
Signed-off-by: Tapani Pälli <tapani.palli@intel.com>
Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/37731>
 2025-10-08 04:26:46 +00:00
Tapani Pälli e2697d717f intel/blorp: add restriction for gfx12 
Cc: mesa-stable
Signed-off-by: Tapani Pälli <tapani.palli@intel.com>
Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/37731>
 2025-10-08 04:26:46 +00:00
Connor Abbott 59815642eb freedreno: Don't stomp VSC registers 
These registers are shared between BR and BV. This means they can only
be written in BV or in BR during a special "disable binning" section
which synchronizes BR and BV. The register stomping infrastructure isn't
aware of this, so disable stomping for VSC.

Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/37722>
 2025-10-08 03:59:34 +00:00
Iván Briano a9ea7c542c anv: report maint5::earlyFragment*SampleCounting correctly 
The HW bug was fixed on Xe2, report so accordingly.

Can test behavior with dEQP-VK.fragment_operations.early_fragment.*_maintenance5

Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/37730>
 2025-10-07 22:21:48 +00:00