AlexIndustrial/mesa
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
176,639 Commits 1 Branch 0 Tags
98eecece9bb4e82a964edfaf3840887e7adeee06
Commit Graph

176639 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Emma Anholt e9a6832a1b freedreno: Fix crashdec pre-a6xx. 
We'd assert fail looking up the REM registers.

Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24358>
 2023-08-08 18:51:59 +00:00
Emma Anholt 33f2726b97 ci/freedreno: Add a regression test for decoding a540 blob's compute shaders. 
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24358>
 2023-08-08 18:51:59 +00:00
Eric Anholt b10f4eda70 freedreno/cffdec: Fix decode on pixel 2 blob's COMPUTE_CHECKPOINT 
dEQP-GLES31.functional.image_load_store.buffer.image_size.writeonly_7
produces:

t7		opcode: CP_COMPUTE_CHECKPOINT (6e) (8 dwords)
			{ ADDR_0_LO = 0x15000 }
			{ ADDR_0_HI = 0x5 }
			0x18
			{ ADDR_1_LEN = 3 }
			0xf
			{ ADDR_1_LO = 0x2e010 }
			{ ADDR_1_HI = 0x5 }

and it was asserting due to sizedwords==7.  Without the assert, we were
dereffing a len past the end of the packet.  This len value we were
loading is also suspiciously not the location of the ADDR_1_LEN field in
the packet's XML.  But then, the command stream at ADDR_1 was clearly 0xf
long, and that puts ADDR_1_LEN at the spot we would expect compared to
SET_RENDER_MODE's ADDR_1.

Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24358>
 2023-08-08 18:51:59 +00:00
Emma Anholt f7bd10ed38 freedreno/a5xx: Add private mem support. 
A bunch of our piglit fails were due to failing to compile shaders due to
a lack of spilling support.  I used a simple shader with a large local
array with tunable size to determine the MEMSIZEPERITEM increment and the
location of HWSTACKOFFSET (matching a3xx locations).  Unfortunately
fibers_per_sp I had to guess by taking a big spilling shader and cranking
it up until it rendered correctly.  The value I found made HWSTACKOFFSET's
shift value match a6xx's, as a bit of confirmation.

Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24358>
 2023-08-08 18:51:59 +00:00
Emma Anholt c4874b4cee freedreno/a5xx: Set num_sp_cores and set PC/VFD_POWER_CNTL accordingly. 
Based on libwrap tracing of the blob.

Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24358>
 2023-08-08 18:51:59 +00:00
Emma Anholt c9f9d71412 freedreno/a5xx: Refactor SHADER_OBJ emit to a helper function. 
This will grow private mem setup shortly.

Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24358>
 2023-08-08 18:51:59 +00:00
Emma Anholt c361e1d0d9 freedreno/a3xx: Add the shift for MEMSIZEPERITEM according to db410c docs. 
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24358>
 2023-08-08 18:51:59 +00:00
Emma Anholt 0fb797aab0 freedreno/a6xx: Move pvtmem allocation to ir3_gallium. 
This will be the same thing for pre-a6xx.

Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24358>
 2023-08-08 18:51:59 +00:00
Emma Anholt a4c89cc8a6 freedreno/devices: Set num_sp_cores explicitly for pre-gen6. 
These are all 0 currently, but will change for a5xx shortly.

Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24358>
 2023-08-08 18:51:58 +00:00
Emma Anholt f6ea7c3a99 freedreno/devices: Move fibers_per_sp to the common info struct. 
We'll need it for pvt mem on other GPUs.

Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24358>
 2023-08-08 18:51:58 +00:00
Emma Anholt b468286937 ci/freedreno: Add some more db820c xfails. 
We do a fractional run so we didn't have them listed.  Adding these helps
me with local baseline testing, and future people doing uprevs or
rebalancing.

Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24358>
 2023-08-08 18:51:58 +00:00
Emma Anholt bdeadc366a ci/freedreno: Update comments for some a530 xfails. 
That assert doesn't exist any more but the test still fails.

Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24358>
 2023-08-08 18:51:58 +00:00
Emma Anholt 0918b90987 ci/freedreno: Sort another a530 xfail with its friends. 
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24358>
 2023-08-08 18:51:58 +00:00
Emma Anholt 9cfa86202e ci/freedreno: Drop a bunch of stale a530 xfails. 
These all pass fairly reliably on my a530 when run on their own.  We've
not noticed this because a530 has some very loose flakes regexes.

Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24358>
 2023-08-08 18:51:58 +00:00
Emma Anholt e3274e9e1b freedreno/ir3: Move pvtmem per-fiber size alignment to the compiler. 
Instead of having tu and each fd backend do it.  This will help me make
some shared code on freedreno for pre-6xx pvtmem support.

Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24358>
 2023-08-08 18:51:58 +00:00
Emma Anholt a297624182 freedreno/a5xx: Skip emitting unused texture descriptors for images. 
In that case, we'd emit it to DST_OFF=255+i, angering the hardware
mightily.  This was missed in the addition of a6xx image support.

Fixes: 2e0ea3f09c ("freedreno/ir3: add image/ssbo <-> ibo/tex mapping")
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24358>
 2023-08-08 18:51:58 +00:00
Emma Anholt 59e9909cc1 freedreno/a5xx: Fix border color structure size. 
This now matches a6xx.  This major border color flakiness in deqp -- when
a prior test in the caselist bound a VS and it didn't get unbound at the
gallium level, our FS border colors would be up at offset 8 instead of 0,
and the wrong padding would make FS sampler 0 get a junk border color.

Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24358>
 2023-08-08 18:51:58 +00:00
Samuel Pitoiset 1b66ebf09a radv/rt: fix capture/replay support 
When replaying a RT pipeline, RADEON_FLAG_REPLAYABLE should be set.

The idea is that for capture, RADEON_FLAG_REPLAYABLE should be passed
when allocating a BO (ie. replay_va would be 0), and then for replay
the VA would be non-zero but the flag is also required.

Fixes
dEQP-VK.ray_tracing_pipeline.pipeline_library.configurations.multithreaded_compilation.*.

Fixes: 744357477e ("radv: Add utilities to serialize and deserialize shader allocation info")
Signed-off-by: Samuel Pitoiset <samuel.pitoiset@gmail.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24543>
 2023-08-08 18:07:22 +00:00
Sagar Ghuge 12be0829ea docs: Add INTEL_DEBUG_BKP_BEFORE/AFTER_DRAW_COUNT 
Signed-off-by: Sagar Ghuge <sagar.ghuge@intel.com>
Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24308>
 2023-08-08 17:36:20 +00:00
Sagar Ghuge f575d4bc6f blorp: Implement blorp hooks to emit breakpoint 
Signed-off-by: Sagar Ghuge <sagar.ghuge@intel.com>
Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24308>
 2023-08-08 17:36:19 +00:00
Sagar Ghuge 1e3b40ffcf iris: Add GPU breakpoint before/after draw call 
This change allow us to insert the MI_SEMAPHORE_WAIT before/after
specific draw call. With GTX tool, we can always update the memory
address to unblock spinning wait.

Signed-off-by: Sagar Ghuge <sagar.ghuge@intel.com>
Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24308>
 2023-08-08 17:36:19 +00:00
Sagar Ghuge 49eabb9ea6 anv: Add GPU breakpoint before/after specific draw call 
This change allow us to insert the MI_SEMAPHORE_WAIT before/after
specific draw call. With GTX tool, we can always update the memory
address to unblock spinning wait.

v2:
- Make sure draw_call_count is thread-safe (Lionel)
- Add static inline helper (Lionel)

Signed-off-by: Sagar Ghuge <sagar.ghuge@intel.com>
Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24308>
 2023-08-08 17:36:19 +00:00
Sagar Ghuge e5116e00ca intel: Add env variable to add break point on/before draw 
Signed-off-by: Sagar Ghuge <sagar.ghuge@intel.com>
Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24308>
 2023-08-08 17:36:19 +00:00
David Heidelberg 7a9ee94e1f ci/panfrost: t760-gles is nightly job, test also GLES 3 and 3.1 
We don't care about how long it takes since it's nightly.

Acked-by: Boris Brezillon <boris.brezillon@collabora.com>
Signed-off-by: David Heidelberg <david.heidelberg@collabora.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24546>
 2023-08-08 17:01:59 +00:00
David Heidelberg a7f512ad6f CI: Re-enable G52 Vulkan testing 
This gives us coverage back on panvk on Bifrost. There are a lot of
fails since it was last tested though.

[daniels: Updated with new expectations.]

Acked-by: Boris Brezillon <boris.brezillon@collabora.com>
Signed-off-by: David Heidelberg <david.heidelberg@collabora.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24546>
 2023-08-08 17:01:59 +00:00
David Heidelberg a3615fad25 ci/panfrost: re-enable t760 and t860 traces as a nightly job 
Two crashing jobs documented in: https://gitlab.freedesktop.org/mesa/mesa/-/issues/9473

Acked-by: Boris Brezillon <boris.brezillon@collabora.com>
Signed-off-by: David Heidelberg <david.heidelberg@collabora.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24546>
 2023-08-08 17:01:59 +00:00
David Heidelberg c4357c6c49 ci: add perfetto into mesa git-cache 
Closes: https://gitlab.freedesktop.org/mesa/mesa/-/issues/8821

Fixes: 8aff228127 ("ci: Enable building the testing drivers with perfetto.")
Signed-off-by: David Heidelberg <david.heidelberg@collabora.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/23611>
 2023-08-08 16:13:05 +00:00
Samuel Pitoiset 478a18aa3d zink: fix setting VkShaderCreateInfoEXT::nextStage 
nextStage has some restrictions depending on the current stage.

Fixes: cd6625c6eb ("zink: use EXT_shader_object to (re)implement separate shaders")
Signed-off-by: Samuel Pitoiset <samuel.pitoiset@gmail.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24558>
 2023-08-08 14:44:38 +00:00
Mike Blumenkrantz f75ba983ca nir/print: always group variables by type when printing 
Acked-by: Caio Oliveira <caio.oliveira@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/23752>
 2023-08-08 13:51:34 +00:00
Mike Blumenkrantz 4a783abd79 nir/print: print location names for (some) tess slots 
these should be fine to print

Acked-by: Caio Oliveira <caio.oliveira@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/23752>
 2023-08-08 13:51:34 +00:00
Julian Hagemeister 4c11fe8ae6 Gallium: Fix shared memory segment leak 
Commit abe6d750e5 caused shared memory
segments to be leaked. We need to mark shared memory segments for
deletion upon construction.

Fixes: abe6d750e5 xlib: fix glXDestroyContext in Gallium frontends
Closes: https://gitlab.freedesktop.org/mesa/mesa/-/issues/9425
Reviewed-by: Adam Jackson <ajax@redhat.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24556>
 2023-08-08 13:24:01 +00:00
Bas Nieuwenhuizen 5325582968 radv: Expose VK_EXT_external_memory_acquire_unmodified. 
No-op, since we generally don't do anything to revalidate images.

In general on external/foreign queues we prepare on "export" that
it might be used on more queues, but we do pretty much nothing on
"import".

Gitlab: https://gitlab.freedesktop.org/mesa/mesa/-/issues/9348
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24524>
 2023-08-08 12:26:06 +00:00
Eric Engestrom edab54dd68 ci: build nvk 
Signed-off-by: Eric Engestrom <eric@igalia.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24542>
 2023-08-08 11:43:18 +00:00
Feng Jiang 9f0866018c meson: Export winsys function symbols for target va 
Export winsys function symbols of target va, even if the user
links with '-Bsymbolic-functions'.

It refers target vdpau, which commit is:
8c136b53b7
("fix vdpau interop when using -Bsymbolic-functions in ldflags")

Signed-off-by: Feng Jiang <jiangfeng@kylinos.cn>
Reviewed-by: Marek Olšák <marek.olsak@amd.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/23177>
 2023-08-08 11:13:56 +00:00
Juan A. Suarez Romero 0dafa2e0f0 vc4/ci: update expected results 
Signed-off-by: Juan A. Suarez Romero <jasuarez@igalia.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24550>
 2023-08-08 10:52:01 +00:00
Samuel Pitoiset a7d6edfb36 radv: use vk_query 
Signed-off-by: Samuel Pitoiset <samuel.pitoiset@gmail.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24416>
 2023-08-08 10:24:54 +00:00
Samuel Pitoiset 97c926cf17 radv: use common vkCmdBegin/EndQuery wrappers 
Signed-off-by: Samuel Pitoiset <samuel.pitoiset@gmail.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24416>
 2023-08-08 10:24:54 +00:00
Samuel Pitoiset 36a93b41d4 radv: use vk_sampler 
Signed-off-by: Samuel Pitoiset <samuel.pitoiset@gmail.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24416>
 2023-08-08 10:24:54 +00:00
Samuel Pitoiset b6d542d7ba radv: use vk_buffer_view 
Signed-off-by: Samuel Pitoiset <samuel.pitoiset@gmail.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24416>
 2023-08-08 10:24:54 +00:00
Samuel Pitoiset fc14988082 vulkan: add init/finish helpers for vk_buffer_view 
Signed-off-by: Samuel Pitoiset <samuel.pitoiset@gmail.com>
Reviewed-by: Faith Ekstrand <faith.ekstrand@collabora.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24416>
 2023-08-08 10:24:54 +00:00
Lionel Landwerlin 9acbb197fb anv: fake non intel vendorID for Death Stranding 
The assumption is the same issue that is plaguing Cyberpunk 2077 is
also at play here. That is the XeSS library is looking for the Windows
driver binary and not finding them in the Wine/Proton distribution.

Signed-off-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Cc: mesa-stable
Reviewed-by: Tapani Pälli <tapani.palli@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24237>
 2023-08-08 09:50:44 +00:00
Samuel Pitoiset b135149986 radv: update cmdbuf scratch size info when shaders are bound 
This will automatically update the scratch size info for shader object.

Signed-off-by: Samuel Pitoiset <samuel.pitoiset@gmail.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24502>
 2023-08-08 09:28:54 +00:00
Samuel Pitoiset ea31193532 radv: update the number of scratch waves for RT prolog at bind time 
The compute scratch size is computed later because the RT stack size
can be dynamic, but the number of waves shouldn't change.

Signed-off-by: Samuel Pitoiset <samuel.pitoiset@gmail.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24502>
 2023-08-08 09:28:54 +00:00
Samuel Pitoiset 44e82a6cf1 radv: add a helper to get the maximum number of scratch waves per shader 
Signed-off-by: Samuel Pitoiset <samuel.pitoiset@gmail.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24502>
 2023-08-08 09:28:54 +00:00
Samuel Pitoiset 9880224490 radv: use the RT prolog scratch size directly for tracing rays 
It should be the same as the pipeline scratch size value.

Signed-off-by: Samuel Pitoiset <samuel.pitoiset@gmail.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24502>
 2023-08-08 09:28:54 +00:00
Jordan Justen 493e8c4b50 intel/genxml: Add filter_engines() to GenXml class 
Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24547>
 2023-08-08 08:58:36 +00:00
Jordan Justen 5e275d8a2b intel/genxml: Add GenXml class into intel_genxml module 
Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24547>
 2023-08-08 08:58:36 +00:00
Jordan Justen 6e54245d00 intel/genxml: Convert gen_pack_header to use ElementTree 
Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24547>
 2023-08-08 08:58:36 +00:00
Jordan Justen a8a50332a6 intel/genxml: Convert gen_bits_header to use ElementTree 
Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24547>
 2023-08-08 08:58:36 +00:00
Jordan Justen ef2f2ae765 intel/genxml: Split some genxml sorting code into a intel_genxml module 
Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
Acked-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24547>
 2023-08-08 08:58:36 +00:00