Caio Oliveira
c2d1e10315
intel/brw: Don't print extra newlines in assembler
...
Handle '\n' when inside the MSGDESC start condition,
otherwise the lexer would apply its default rule (write
to stdout).
Without that, newlines were "leaking" to the output when
parsing a multiple line "MsgDesc". E.g. given the file
example.asm below
```
send(8) nullUD g126UD nullUD 0x02000000 0x00000000
thread_spawner MsgDesc: mlen 1 ex_mlen 0 rlen 0
{ align1 WE_all 1Q @1 EOT };
```
the assembler would produce one extra newline
```
$ brw_asm -t hex -g tgl example.asm
31 01 03 80 04 00 00 00 0c 7e 00 70 00 00 00 00
```
Reviewed-by: Sagar Ghuge <sagar.ghuge@intel.com >
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/30100 >
2024-07-11 21:07:54 +00:00
..
2024-07-03 02:06:56 +00:00
2024-02-24 02:10:56 +00:00
2024-02-28 05:45:39 +00:00
2024-07-11 16:38:54 +00:00
2024-02-29 20:47:48 -08:00
2024-06-08 02:18:56 -07:00
2024-05-14 23:13:37 +00:00
2024-05-14 23:13:37 +00:00
2024-05-14 23:13:37 +00:00
2024-06-17 19:37:15 +00:00
2024-06-10 15:21:34 +00:00
2024-04-30 17:16:39 -07:00
2024-02-29 18:00:14 +00:00
2024-06-18 09:02:25 +00:00
2024-03-22 00:01:28 +00:00
2024-02-29 21:14:13 -08:00
2024-02-29 21:14:13 -08:00
2024-02-28 05:45:38 +00:00
2024-05-09 19:45:18 +00:00
2024-02-15 09:26:46 +00:00
2024-04-25 11:41:48 +00:00
2024-06-18 09:02:25 +00:00
2024-06-21 01:49:43 +00:00
2024-07-01 19:06:31 +00:00
2024-06-10 16:47:50 -07:00
2024-05-15 13:13:38 +00:00
2024-07-03 02:53:19 +00:00
2024-07-03 02:53:19 +00:00
2024-04-25 11:41:48 +00:00
2024-07-03 02:53:19 +00:00
2024-07-03 02:53:19 +00:00
2024-07-03 02:53:19 +00:00
2024-07-03 02:53:19 +00:00
2024-07-03 02:53:19 +00:00
2024-07-03 02:53:19 +00:00
2024-07-03 02:53:19 +00:00
2024-07-03 02:53:19 +00:00
2024-07-03 02:53:19 +00:00
2024-07-03 02:53:19 +00:00
2024-07-03 02:53:19 +00:00
2024-07-03 02:53:19 +00:00
2024-07-03 02:53:19 +00:00
2024-07-03 02:53:19 +00:00
2024-07-03 02:53:19 +00:00
2024-07-03 12:10:28 +00:00
2024-07-03 02:53:18 +00:00
2024-07-03 02:53:19 +00:00
2024-07-03 02:53:19 +00:00
2024-07-03 02:53:19 +00:00
2024-07-03 02:53:19 +00:00
2024-07-03 02:53:19 +00:00
2024-07-03 02:53:19 +00:00
2024-07-03 02:53:18 +00:00
2024-07-03 02:53:19 +00:00
2024-07-03 02:53:19 +00:00
2024-07-03 02:53:19 +00:00
2024-07-03 02:53:19 +00:00
2024-07-11 16:38:54 +00:00
2024-04-25 11:41:48 +00:00
2023-08-03 22:00:15 +00:00
2024-07-03 02:53:19 +00:00
2024-07-03 02:53:19 +00:00
2024-02-29 19:28:05 +00:00
2024-03-01 17:52:09 +00:00
2024-06-21 15:36:56 +00:00
2024-02-24 00:24:32 +00:00
2024-07-11 21:07:54 +00:00
2024-07-03 02:53:19 +00:00
2024-06-17 16:28:14 -04:00
2024-04-01 00:00:03 +00:00
2024-06-17 16:28:14 -04:00
2024-06-25 14:17:47 -07:00
2024-06-28 16:30:38 +00:00
2024-05-14 01:28:21 +00:00
2024-06-21 15:36:56 +00:00
2024-02-24 12:56:30 +00:00
2024-06-21 15:36:56 +00:00
2024-06-17 16:28:14 -04:00
2024-02-28 05:45:38 +00:00
2023-08-12 16:44:41 -04:00
2024-06-21 15:36:56 +00:00
2024-07-03 02:06:56 +00:00
2024-05-15 13:13:38 +00:00
2024-02-29 20:47:48 -08:00
2024-05-14 23:13:37 +00:00
2024-04-25 11:41:48 +00:00
2024-04-29 07:51:45 +00:00
2024-07-03 02:53:19 +00:00
2024-01-03 12:46:10 +00:00
2024-07-03 02:53:19 +00:00
2024-07-03 02:53:19 +00:00
2024-05-14 23:13:37 +00:00
2024-02-28 05:45:38 +00:00
2024-05-30 22:28:50 +00:00
2024-02-16 22:35:05 +00:00
2024-06-21 08:29:44 +00:00
2024-06-17 16:28:14 -04:00
2024-06-17 16:28:14 -04:00
2024-07-11 02:37:05 -07:00
2024-04-04 23:42:27 +00:00
2024-06-17 16:28:14 -04:00
2024-06-17 16:28:14 -04:00
2024-06-17 16:28:14 -04:00
2024-06-17 16:28:14 -04:00
2024-02-27 00:22:46 +00:00
2024-06-17 16:28:14 -04:00
2024-06-17 16:28:14 -04:00
2024-05-02 13:58:21 -07:00
2024-02-16 22:35:05 +00:00
2024-05-15 13:13:38 +00:00
2024-02-21 00:38:35 +00:00
2024-06-29 12:42:49 -07:00
2024-04-25 11:41:48 +00:00
2024-04-25 11:41:48 +00:00
2024-07-03 02:53:19 +00:00
2024-07-03 02:53:19 +00:00
2024-07-03 02:53:19 +00:00
2024-07-03 02:53:19 +00:00
2024-07-03 02:53:19 +00:00
2024-07-03 02:53:19 +00:00
2024-07-03 02:53:19 +00:00
2024-02-16 22:35:05 +00:00