Sagar Ghuge
f55f9272e4
intel/compiler: Fix disassembly of URB message descriptor on Xe2+
URB messages follow the LSC message descriptor so we are already
disassembling the descriptor/extended descriptor, we don't have to
duplicate it.
Without this change:
urb MsgDesc: ( store, a32, d32, V4, L1UC_L3WB dst_len = 0, src0_len = 2, src1_len = 8 flat ) mlen 2 ex_mlen 8 rlen 0 { align1 1H $1 };
with this change:
urb MsgDesc: ( store, a32, d32, V4, L1UC_L3WB dst_len = 0, src0_len = 2, src1_len = 8 flat ) base_offset 0 { align1 1H $1 };
Signed-off-by: Sagar Ghuge <sagar.ghuge@intel.com>
Acked-by: Caio Oliveira <caio.oliveira@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27498>
2024-02-15 19:46:55 +00:00
..
2024-02-15 12:38:55 +01:00
2024-02-14 21:02:32 +00:00
2024-02-14 08:02:41 +01:00
2024-02-14 22:31:23 -08:00
2024-02-01 19:29:49 +00:00
2024-02-12 01:25:24 +01:00
2024-02-12 22:05:13 +00:00
2024-02-15 17:56:45 +00:00
2023-12-18 17:52:09 +00:00
2024-02-06 20:32:39 +00:00
2024-02-15 19:46:55 +00:00
2024-01-30 12:45:54 +00:00
2024-02-07 08:48:20 +00:00
2024-02-14 18:11:49 +00:00
2024-02-15 00:29:50 +00:00
2024-02-12 18:47:07 +00:00
2024-02-08 15:04:34 +01:00
2023-11-09 13:22:48 +00:00
2024-02-13 19:02:24 +00:00
2024-02-06 20:32:38 +00:00
2024-02-10 11:47:22 +00:00
2023-12-15 17:19:28 +00:00
2024-02-05 08:41:22 +00:00