Files
mesa/src/intel/compiler
Caio Oliveira 0b66cb1f82 intel/brw: Allow extra SWSB encodings for Xe2
There are new combinations of ordered and unordered dependencies
available for the instructions to use, which among others include:

- combining FLOAT and INT pipe deps in SENDs;
- combining SRC mode deps in regular instructions for the inferred type.

This patch enables a couple of tests checking for the first case.

Reviewed-by: Francisco Jerez <currojerez@riseup.net>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/31375>
2024-11-19 04:27:00 +00:00
..
2024-10-17 09:50:19 +00:00
2024-11-02 18:01:19 +00:00
2024-10-19 02:44:20 +00:00
2024-08-28 03:59:50 +00:00
2024-05-15 13:13:38 +00:00