Files
mesa/src/amd/vulkan
Samuel Pitoiset 0ae1cf46a6 radv: fix enabling TC-compat HTILE in GENERAL for writes on GFX10+
It wasn't expected to also enable inside render loops.

Fixes: 4bb92d9145 ("radv: enable TC-compat HTILE in GENERAL on GFX10+")
Signed-off-by: Samuel Pitoiset <samuel.pitoiset@gmail.com>
Reviewed-by: Bas Nieuwenhuizen <bas@basnieuwenhuizen.nl>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/8351>
2021-01-08 09:22:32 +00:00
..
2021-01-07 10:09:57 +01:00
2017-08-29 01:08:58 +03:00
2020-05-05 00:28:00 +00:00
2020-09-28 15:46:08 +00:00
2020-11-26 17:50:38 +00:00
2018-10-26 18:33:11 +01:00
2020-08-17 14:30:50 +10:00