c19b52f10f
r600: visual depth has no meaning here.
...
fbos get angry when this happens.
2009-09-03 14:14:47 +10:00
a25d0dc9ec
r600: make sure the active shader bo is re-added to persistent list.
2009-09-03 14:14:31 +10:00
5f7c532b1e
radeon: pass internal format into the miptree.
...
We need to figure out if the compression format changes.
without this texcmp segfaults if you change format
enough times.
2009-09-03 12:02:54 +10:00
e5b93e1161
radeon/dri2: add gl20 bits for r300/r600 just like dri1 does
2009-09-03 12:01:27 +10:00
ea26f28c8f
tests/texcmp: glewInit in wrong place
2009-09-03 11:33:53 +10:00
206eb50493
st/xorg: fix warnings
2009-09-02 18:39:21 -04:00
d6b58a97c2
st/xorg: handle xrender repeat modes
2009-09-02 18:38:23 -04:00
dc9de8064f
st/xorg: flip the coordinate system
2009-09-02 17:21:28 -04:00
d918896a75
st/xorg: handle solid fills in the fragment shader
2009-09-02 17:16:03 -04:00
cbde276580
Revert "i965: Use VBOs in the VBO module on 965, now that we have ARB_map_buffer_range."
...
This reverts commit 00413d8742#23624 .
2009-09-02 12:20:01 -07:00
ec32ef12b3
intel: Add support for FlushMappedBufferRange for ARB_map_buffer_range.
...
This should help for the usage by the VBO module, where we would upload
the whole remaining chunk of the buffer for a series of range maps that should
cover just a segment of it.
2009-09-02 12:20:00 -07:00
82313eed01
intel: Sync a synchronized READ_BIT map buffer range with GL drawing to it.
...
It's probably uncommon, but would obviously have gone wrong.
2009-09-02 12:20:00 -07:00
aecba6b1c8
intel: Move MapBufferRange mesa state setting up to cover the 915 case.
2009-09-02 12:20:00 -07:00
7d8f33590f
st/xorg: Guard against realy old versions of Xorg
2009-09-02 19:48:49 +02:00
5e809216a8
Revert "mesa: fix the non-GNU C bit-field case"
...
This reverts commit 4b08e74982
2009-09-02 10:38:46 -06:00
4b08e74982
mesa: fix the non-GNU C bit-field case
2009-09-02 10:12:15 -06:00
d98b9f4edb
mesa: silence gcc bit-field warning
2009-09-02 10:11:15 -06:00
a7a3d3c271
mesa: replace 8 with NUM_UNITS
2009-09-02 09:43:10 -06:00
8cb651578d
mesa: remove accidentally committed printf
2009-09-02 09:25:28 -06:00
83e4470d9a
mesa: added #ifdef __GNUC__ around GLubyte bitfield usage
...
It would be nice if there were a #pragma or something to disable the warnings:
main/texenvprogram.c:87: warning: type of bit-field ‘Source’ is a GCC extension
main/texenvprogram.c:88: warning: type of bit-field ‘Operand’ is a GCC extension
but there doesn't appear to be a way to do that.
2009-09-02 08:47:47 -06:00
a46e32787d
mesa: Compact state key for TexEnv program cache
...
By rearranging the bitfields within the key we can reduce the size
of the key from 644 to 196 bytes, reducing the cost of both the
hashing and equality tests.
2009-09-02 08:47:47 -06:00
c0cf0fd163
st/xorg: Remove code no longer support by xserver Git master.
...
Shouldn't be necessary with older versions either.
2009-09-02 16:01:21 +02:00
ea55f8ed8f
st/xorg: Add support for xserver Git master DRI2 interface.
...
Reorganize to handle both interfaces with common code.
2009-09-02 16:00:30 +02:00
0b26d97f4d
st/dri: Slight consolidation of DRI2 buffer handling.
...
Always use / assume a combined depth/stencil buffer.
Also update drawable formats from surfaces returned by the driver.
2009-09-02 15:41:41 +02:00
385620e5eb
st/xorg: Add EXA UploadToScreen and DownloadFromScreen hooks.
2009-09-02 15:41:40 +02:00
98a8744e02
i965: CS FENCE in URB_FENCE is 11-bits wide
2009-09-02 13:28:32 +08:00
f5539b6991
i965: validate sf state
2009-09-02 13:28:23 +08:00
60b08eb1fd
mesa: Make MultiDrawElements submit multiple primitives at once.
...
Previously, MultiDrawElements just called DrawElements a bunch of times.
By sending several primitives down the pipeline at once, we avoid a bunch
of validation. On my GL demo, this improves fps by 2.5% (+/- .41%) and
reduces CPU usage by 70.5% (+/- 2.9%) (n=3).
Reviewed by: Ian Romanick <ian.d.romanick@intel.com >
2009-09-01 20:35:19 -07:00
a82cd55a5c
nv50: SWZ is the same as MOV from our perspective
2009-09-02 12:05:34 +10:00
282f578dbd
mesa: skip bitmap drawing code if width==0 or height==0
2009-09-01 17:40:07 -06:00
29e22059a9
intel: use _mesa_expand_bitmap() to skip an intermediate buffer
2009-09-01 17:39:32 -06:00
d5b6dd0001
st/mesa: use new _mesa_expand_bitmap() function
2009-09-01 17:39:32 -06:00
278e76832f
mesa: new _mesa_expand_bitmap() function
2009-09-01 17:39:32 -06:00
921bbfc942
mesa: remove redundant assignments
2009-09-01 17:39:32 -06:00
457e427e32
mesa: more clean-ups
2009-09-01 17:39:32 -06:00
84d6bed4d6
mesa: change conditional to match the previous one
2009-09-01 17:39:32 -06:00
25e5a6f279
mesa: updated #includes
2009-09-01 17:39:32 -06:00
95136694ab
mesa: remove unused texenv_fragment_program::ctx field
2009-09-01 17:39:32 -06:00
1480bcacfe
mesa: remove unused ureg::abs field
2009-09-01 17:39:32 -06:00
c7ba2b8622
mesa: remove unused ureg:negateabs field
2009-09-01 17:39:32 -06:00
9ed0315271
mesa: more comments, clean-ups
2009-09-01 17:39:31 -06:00
b5ec0a6858
mesa: simplify translate_tex_src_bit()
2009-09-01 17:39:31 -06:00
f337e2c495
mesa: minor code clean-ups, comments
2009-09-01 17:39:31 -06:00
d55a28e3dc
mesa: replace 8 with MAX_TEXTURE_UNITS
2009-09-01 17:39:31 -06:00
51334d8401
dri: remove unused meta_clear_tris()
2009-09-01 17:39:31 -06:00
c2542cdaff
intel: use BUFFER_BITS_COLOR
2009-09-01 17:39:31 -06:00
5353961344
intel: fix incorrect parameter type for intel_bufferobj_map_range()
2009-09-01 17:39:31 -06:00
85d3562385
radeon: trim down #includes
2009-09-01 17:39:31 -06:00
18916986b4
radeon: use _mesa_meta_clear()
2009-09-01 17:39:30 -06:00
92d63931e2
mesa: obey stencil write mask in _mesa_meta_draw_pixels()
2009-09-01 17:39:30 -06:00
Dave Airlie