intel/brw: adjust the copy propgation pass to account for wider GRF's on Xe2+
Signed-off-by: Rohan Garg <rohan.garg@intel.com> Reviewed-by: Francisco Jerez <currojerez@riseup.net> Reviewed-by: Ian Romanick <ian.d.romanick@intel.com> Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27235>
This commit is contained in:
@@ -771,7 +771,7 @@ try_copy_propagate(const brw_compiler *compiler, fs_inst *inst,
|
||||
*/
|
||||
if (has_dst_aligned_region_restriction(devinfo, inst, dst_type) &&
|
||||
entry_stride != 0 &&
|
||||
(reg_offset(inst->dst) % REG_SIZE) != (reg_offset(entry->src) % REG_SIZE))
|
||||
(reg_offset(inst->dst) % (REG_SIZE * reg_unit(devinfo))) != (reg_offset(entry->src) % (REG_SIZE * reg_unit(devinfo))))
|
||||
return false;
|
||||
|
||||
/* The <8;8,0> regions used for FS attributes in multipolygon
|
||||
|
||||
Reference in New Issue
Block a user