AlexIndustrial/mesa
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

swr/rast: Removed some trailing whitespace caught during review

Browse Source 
Reviewed-by: Bruce Cherniak <bruce.cherniak@intel.com>
This commit is contained in:
Tim Rowley
2017-08-01 15:21:04 -05:00
parent 4edc5d8305
commit 6afdc8732c
3 changed files with 10 additions and 10 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
src/gallium/drivers/swr/rasterizer/codegen/templates/gen_ar_eventhandlerfile.hpp
View File

@@ -23,7 +23,7 @@
* @file ${filename}
*
* @brief Event handler interface. auto-generated file
*
*
* DO NOT EDIT
*
* Generation Command Line:
@@ -57,7 +57,7 @@ namespace ArchRast
std::stringstream outDir;
outDir << KNOB_DEBUG_OUTPUT_DIR << pBaseName << "_" << pid << std::ends;
CreateDirectory(outDir.str().c_str(), NULL);
// There could be multiple threads creating thread pools. We
// want to make sure they are uniquly identified by adding in
// the creator's thread id into the filename.

4
src/gallium/drivers/swr/rasterizer/core/fifo.hpp
View File

@@ -79,7 +79,7 @@ struct QUEUE
long initial = InterlockedCompareExchange(&mLock, 1, 0);
return (initial == 0);
}
void unlock()
{
mLock = 0;
@@ -112,7 +112,7 @@ struct QUEUE
__m256 vSrc = _mm256_load_ps(pSrc + i*KNOB_SIMD_WIDTH);
_mm256_stream_ps(pDst + i*KNOB_SIMD_WIDTH, vSrc);
};
const uint32_t numSimdLines = sizeof(T) / (KNOB_SIMD_WIDTH*4);
static_assert(numSimdLines * KNOB_SIMD_WIDTH * 4 == sizeof(T),
"FIFO element size should be multiple of SIMD width.");

12
src/gallium/drivers/swr/rasterizer/core/pa.h
View File

@@ -162,7 +162,7 @@ struct PA_STATE_OPT : public PA_STATE
bool isStreaming{ false };
SIMDMASK junkIndices { 0 }; // temporary index store for unused virtual function
PA_STATE_OPT() {}
PA_STATE_OPT(DRAW_CONTEXT* pDC, uint32_t numPrims, uint8_t* pStream, uint32_t streamSizeInVerts,
uint32_t vertexStride, bool in_isStreaming, PRIMITIVE_TOPOLOGY topo = TOP_UNKNOWN);
@@ -412,7 +412,7 @@ struct PA_STATE_CUT : public PA_STATE
uint32_t vertsPerPrim{ 0 };
bool processCutVerts{ false }; // vertex indices with cuts should be processed as normal, otherwise they
// are ignored. Fetch shader sends invalid verts on cuts that should be ignored
// while the GS sends valid verts for every index
// while the GS sends valid verts for every index
simdvector junkVector; // junk simdvector for unimplemented API
#if ENABLE_AVX512_SIMD16
@@ -575,7 +575,7 @@ struct PA_STATE_CUT : public PA_STATE
return CheckBit(this->pCutIndices[vertexIndex], vertexOffset);
}
// iterates across the unprocessed verts until we hit the end or we
// iterates across the unprocessed verts until we hit the end or we
// have assembled SIMD prims
void ProcessVerts()
{
@@ -583,7 +583,7 @@ struct PA_STATE_CUT : public PA_STATE
this->numRemainingVerts > 0 &&
this->curVertex != this->headVertex)
{
// if cut index, restart topology
// if cut index, restart topology
if (IsCutIndex(this->curVertex))
{
if (this->processCutVerts)
@@ -923,7 +923,7 @@ struct PA_STATE_CUT : public PA_STATE
case 6:
SWR_ASSERT(this->adjExtraVert != -1, "Algorith failure!");
AssembleTriStripAdj<gsEnabled>();
uint32_t nextTri[6];
if (this->reverseWinding)
{
@@ -939,7 +939,7 @@ struct PA_STATE_CUT : public PA_STATE
nextTri[1] = this->adjExtraVert;
nextTri[2] = this->vert[3];
nextTri[4] = this->vert[4];
nextTri[5] = this->vert[0];
nextTri[5] = this->vert[0];
}
for (uint32_t i = 0; i < 6; ++i)
{