AlexIndustrial/mesa
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

radv: fix conditional rendering with DGC preprocessing on compute

Browse Source 
Preprocess now must use the same conditional rendering state as the
execute, so the DGC prepare shader must reset the number of sequences
to generate an empty cmdbuf for compute.

Cc: mesa-stable
Signed-off-by: Samuel Pitoiset <samuel.pitoiset@gmail.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/31563>
This commit is contained in:
Samuel Pitoiset
2024-10-08 12:35:16 -04:00
parent 89ea2b6c26
commit 336f80137d
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
src/amd/vulkan/radv_cmd_buffer.c
+1 -1
View File
@@ -11565,7 +11565,7 @@ radv_CmdPreprocessGeneratedCommandsNV(VkCommandBuffer commandBuffer,
const bool old_predicating = cmd_buffer->state.predicating;
cmd_buffer->state.predicating = false;
radv_prepare_dgc(cmd_buffer, pGeneratedCommandsInfo, false);
radv_prepare_dgc(cmd_buffer, pGeneratedCommandsInfo, old_predicating);
/* Restore conditional rendering. */
cmd_buffer->state.predicating = old_predicating;