Files
mesa/src
Francisco Jerez 49a867f67e intel/fs: Add support for vector payload values to fetch_payload_reg().
This extends fetch_payload_reg() to support fetching vector registers
like barycentrics stored on the payload as a contiguous sequence of
SIMD-wide vectors.  In the SIMD32 case, both halves of the SIMD16
vector registers specified as regs[0] and regs[1] are zipped to
construct a single SIMD32-wide vector.

Reviewed-by: Caio Oliveira <caio.oliveira@intel.com>
Reviewed-by: Jordan Justen <jordan.l.justen@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/26606>
2023-12-28 11:07:03 -08:00
..
2023-12-09 12:08:39 -04:00
2023-12-24 00:48:10 +01:00
2023-10-09 18:43:09 +00:00
2023-08-18 21:33:14 +00:00
2023-12-22 06:44:23 -08:00
2023-12-24 11:46:43 +00:00
2023-12-22 06:44:23 -08:00