AlexIndustrial/mesa
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
204,607 Commits 1 Branch 0 Tags
0a3f1da321cd5c41bbdd37c817c440f5d6f44a08
Commit Graph

204607 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Boris Brezillon 0a3f1da321 panvk: Advertise support for VK_EXT_vertex_attribute_divisor 
This is already supported, nothing to do here.

Signed-off-by: Boris Brezillon <boris.brezillon@collabora.com>
Reviewed-by: Olivia Lee <benjamin.lee@collabora.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34642>
 2025-04-23 07:08:25 +00:00
Boris Brezillon b2a8e3838d panvk/csf: Fix instance attribute offseting 
Letting the shader offset instanceID by baseInstance works only if
the divisor is one. If the divisor is greater than one, the firstInstance
parameter shouldn't be applied this divisor, but it currently is. Zero
divisors are also problematic, in that they will force use of the
instance zero attribute all the time.

The only way to fix that is to tweak the offsets of the per-instance
attributes instead, like is done in the JM backend.

Fixes: 1570f0172e ("panvk: Fix base_{instance,vertex} handling")
Signed-off-by: Boris Brezillon <boris.brezillon@collabora.com>
Reviewed-by: Olivia Lee <benjamin.lee@collabora.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34642>
 2025-04-23 07:08:25 +00:00
Boris Brezillon b093855caa panvk/csf: Pass less arguments to emit_vs_attrib() 
Most of the arguments we pass to emit_vs_attrib() can be extracted
from panvk_cmd_buffer, so let's pass a cmdbuf before we add more to
this function.

Signed-off-by: Boris Brezillon <boris.brezillon@collabora.com>
Reviewed-by: Olivia Lee <benjamin.lee@collabora.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34642>
 2025-04-23 07:08:25 +00:00
Karol Herbst 93484bf38a rusticl: allow packagers to enable radeonsi by default 
Radeonsi hasn't yet passed conformance, so it's not part of the auto set
at this point in time. But this will allow distribution to enable it if
they feel comfortable enough, or to disable it again, if it causes too
many problems.

Acked-by: Marek Olšák <marek.olsak@amd.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34621>
 2025-04-23 01:56:22 +00:00
Karol Herbst 6f080ac532 rusticl/device: fix panic when disabling 3D image write support 
Cc: mesa-stable
Closes: https://gitlab.freedesktop.org/mesa/mesa/-/issues/12985
Reviewed-by: @LingMan
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34649>
 2025-04-23 01:35:21 +00:00
Karol Herbst e3edc6029b ac/llvm: use mul24 intrinsics 
With the current code in clpeak LLVM ended up generating v_mad_u64_u32
instructions, with this we get nice v_mad_u32_s24 ones instead and an 4x
performance increase in the int24 benchmark.

Suggested-by: Marek Olšák <marek.olsak@amd.com>
Reviewed-by: Marek Olšák <marek.olsak@amd.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34630>
 2025-04-23 01:11:48 +00:00
Michael Cheng 3c267535ae anv: Add new debug flag to show shader stage 
Add debug option to show current shader type being
compiled within anv_shader_bin_create.

Signed-off-by: Michael Cheng <michael.cheng@intel.com>
Reviewed-by: Casey Bowman <casey.g.bowman@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34596>
 2025-04-22 23:09:26 +00:00
Michael Cheng ad328bc58d intel: Switch uint64_t intel_debug to a bitset 
We are reaching our limit of adding flags to intel_debug
(apporaching 64 flags). Switch intel_debug to a bitset,
which gives us almost "unlimited" bits to use in the future.

v2(Michael Cheng): Fixed a few ci errors

Signed-off-by: Michael Cheng <michael.cheng@intel.com>
Reviewed-by: Casey Bowman <casey.g.bowman@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34596>
 2025-04-22 23:09:26 +00:00
Michael Cheng 2a1aa129ed intel: Switch debug flags to enums to prep for bitset conversion 
Refactored the existing debug flags to use an enum instead of
hardcoded 1ull << N macros. This is a prep step before the
eventual switch of intel_debug to a bitset.

Using enums gives us cleaner indexing and avoids annoying shift
overflow warnings. No functional changes yet.

Signed-off-by: Michael Cheng <michael.cheng@intel.com>
Reviewed-by: Casey Bowman <casey.g.bowman@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34596>
 2025-04-22 23:09:26 +00:00
Faith Ekstrand ff95e506d9 docs/nvk: Update conformance and hardware support information 
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34658>
 2025-04-22 22:53:32 +00:00
Collabora's Gfx CI Team 8514452cf7 Uprev Piglit to c50d9aa54f85e0af9d72fab86c73f89356d96399 
https://gitlab.freedesktop.org/mesa/piglit/-/compare/0ecdebb0f5927728ddeeb851639a559b0f7d6590...c50d9aa54f85e0af9d72fab86c73f89356d96399

Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34650>
 2025-04-22 21:52:29 +00:00
Collabora's Gfx CI Team 3f49272944 Uprev ANGLE to f355e2b37ed43939e2753fc7dacccf75abb4c1a3 
https://github.com/google/angle/compare/a3f2545f6bb3e8d27827dceb2b4e901673995ad1...f355e2b37ed43939e2753fc7dacccf75abb4c1a3

Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34650>
 2025-04-22 21:52:29 +00:00
José Roberto de Souza fcb6dfb29c intel: Fix the MOCS values in XY_BLOCK_COPY_BLT for Xe2+ 
One more instruction were the MOCS value was splited into two
registes.

Cc: mesa-stable
Reviewed-by: Paulo Zanoni <paulo.r.zanoni@intel.com>
Signed-off-by: José Roberto de Souza <jose.souza@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34592>
 2025-04-22 20:42:25 +00:00
José Roberto de Souza 161c412a82 intel: Fix the MOCS values in XY_FAST_COLOR_BLT for Xe2+ 
Xe2 changed the MOCS field in few instructions, those now have a field
for the MOCS index and other the encryption enable bit but ISL returns
the combination of both aka MEMORY_OBJECT_CONTROL_STATE.

To minimize changes I have added 2 macros to extract the values
from the value returned by isl.

From all the instructions changed Mesa only make use of two, so the
other instruction will be handled in the next patch.

Cc: mesa-stable
Reviewed-by: Paulo Zanoni <paulo.r.zanoni@intel.com>
Signed-off-by: José Roberto de Souza <jose.souza@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34592>
 2025-04-22 20:42:25 +00:00
Danylo Piliaiev 36f22cc951 tu,freedreno: Don't fallback to LINEAR with DRM_FORMAT_MOD_QCOM_COMPRESSED 
DRM_FORMAT_MOD_QCOM_COMPRESSED forces the image to be UBWC regardless
of what's better for perf, we should respect that.

The regression is seen in GTK4 when it tries to create tiny swapchain
images.

Fixes: fc50fb35b0
("tu,freedreno: Enable linear mipmap tail for UBWC images")

Signed-off-by: Danylo Piliaiev <dpiliaiev@igalia.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34628>
 2025-04-22 19:48:43 +00:00
Connor Abbott ee10938bee tu: Fix flushing when using a staging buffer for copies 
When doing the flushing, I forgot that because the staging buffer can be
used with different formats with different cpp, we need to make sure
that CCU is properly flushed and invalidated between each copy to the
staging buffer to prevent stale cache entries from creeping in, as the
CCU seems to rely on the cpp staying the same, even on a7xx which
dropped some of the other restrictions like using the same RT
index/layer. For "normal" user-visible copies this is done via
transitioning from UNDEFINED.

Cc: mesa-stable
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34611>
 2025-04-22 19:23:53 +00:00
Eric Engestrom 0a41200f82 pick-ui: add missing dependency 
Somehow I forgot to commit this line 🤦

Fixes: c37a468a8a ("pick-ui: make `Backport-to: 25.0` backport to 25.0 *and more recent release branches*")
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34657>
 2025-04-22 19:20:09 +00:00
Aleksi Sapon 501ed5be49 lp: fix gnu-empty-initializer warning 
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34655>
 2025-04-22 18:56:37 +00:00
Mary Guillemard 8d2e16cc11 panvk: reset dyn_bufs map count to 0 in create_copy_table 
We were forgetting to reset the map count to 0 in case of dyn_bufs in
create_copy_table.

This was causing invalid copy entries to be added to the table causing
invalid copies in most situation with holes in the set definition while
still binding set 0 or at worst an assert to be triggered in
cmd_fill_dyn_bufs.

This fixes "dEQP-GLES3.functional.ubo.*" and
dEQP-GLES31.functional.ubo.*" on PanVK+ANGLE.

Signed-off-by: Mary Guillemard <mary.guillemard@collabora.com>
Fixes: e350c334b6 ("panvk: Extend the descriptor lowering pass to support Valhall")
Reviewed-by: Boris Brezillon <boris.brezillon@collabora.com>
Reviewed-by: Eric R. Smith <eric.smith@collabora.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34652>
 2025-04-22 17:33:02 +00:00
Caio Oliveira 6901f74fbf intel/executor: Reorganize -h and --help 
Using -h will show a summarized view of the options, functions and
macros.  Using --help will open `man` with the longer contets,
which is more convenient to search and gives a little bit of
formatting.

This scheme is similar to what is done for git subcommands, e.g.
`git commit -h` and `git commit --help`.

Reviewed-by: Ian Romanick <ian.d.romanick@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34268>
 2025-04-22 17:14:22 +00:00
Faith Ekstrand d383d78e8c nvk: Maxwell+ is now conformant 
This advertises Vulkan 1.4 conformance for Maxwell+ GPUs as well as
enabling Vulkan on them by default.

Backport-to: 25.1
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34582>
 2025-04-22 16:54:50 +00:00
Georg Lehmann 8f3489f351 aco/isel: create WMMA with constant C matrix if possible 
Reviewed-by: Daniel Schürmann <daniel@schuermann.dev>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34396>
 2025-04-22 16:08:57 +00:00
Georg Lehmann 4fa3fb87c7 aco/insert_NOPs: allow WMMA with constant C matrix 
Reviewed-by: Daniel Schürmann <daniel@schuermann.dev>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34396>
 2025-04-22 16:08:56 +00:00
Georg Lehmann c3964e87f8 radv: apply fneg/fabs modifiers to wmma 
Reviewed-by: Daniel Schürmann <daniel@schuermann.dev>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34396>
 2025-04-22 16:08:55 +00:00
Georg Lehmann 6d7e67d986 nir,amd: add neg_lo/hi modifiers to cmat_matmul_amd 
Reviewed-by: Daniel Schürmann <daniel@schuermann.dev>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34396>
 2025-04-22 16:08:55 +00:00
Georg Lehmann b0c8f31600 aco: set opsel_hi to 1 for WMMA 
This is ignored by the hardware but LLVM requires it to disassemble GFX12 WMMA.

Cc: mesa-stable
Reviewed-by: Daniel Schürmann <daniel@schuermann.dev>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34396>
 2025-04-22 16:08:54 +00:00
Mike Blumenkrantz 5f3a3740dc zink: use util_dynarray_resize_zero() for descriptor pool 
Reviewed-by: Marek Olšák <marek.olsak@amd.com>
Reviewed-by: Alyssa Rosenzweig <alyssa@rosenzweig.io>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34654>
 2025-04-22 15:29:34 +00:00
Mike Blumenkrantz 7b17dbd0c0 util/dynarray: add util_dynarray_resize_zero() 
convenience function(s) to zero the new allocation and avoid bugs

Reviewed-by: Marek Olšák <marek.olsak@amd.com>
Reviewed-by: Alyssa Rosenzweig <alyssa@rosenzweig.io>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34654>
 2025-04-22 15:29:34 +00:00
Tomeu Vizoso a99e5be446 teflon: Release the arrays of tensors in operations 
We were leaking the arrays themselves. Also reorder the dereferencing of
the tensors to get the lifecycle right.

Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34627>
 2025-04-22 14:58:34 +00:00
Tomeu Vizoso 63251d43ae etnaviv: Release screen->dummy_desc_reloc.bo 
We are currently trying to release twice the same dummy BO, while
leaking the other one.

Fixes: bca5ef70a4 ("etnaviv: split dummy RT backing store from reloc")
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34627>
 2025-04-22 14:58:34 +00:00
Tomeu Vizoso 113143a470 teflon/tests: Read model data with mmap, for speed 
It was being a bit uncomfortable testing big models otherwise.

Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34627>
 2025-04-22 14:58:34 +00:00
Tomeu Vizoso baafa9172a etnaviv/ml: Rework tensor addition on V8 
Though the V7 approach works most of the time on V8, there are some
situations in which we generate incorrect instructions but we don't know
why it doesn't work on V8.

This commit brings this driver's behavior more in line with the
proprietary driver's behavior and fixes those instances.

Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34627>
 2025-04-22 14:58:34 +00:00
Tomeu Vizoso 104309ede3 etnaviv/ml: Support padding the channels dimension 
Extend the TP job for padding.

Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34627>
 2025-04-22 14:58:34 +00:00
Tomeu Vizoso 4a951a73e7 teflon: Support more Pad configurations 
Add support for padding along the channels dimension.

Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34627>
 2025-04-22 14:58:34 +00:00
Tomeu Vizoso c31ce2d71f etnaviv/ml: Fix depthwise convolutions 
Those with padding, stride and input smaller than the kernel size.

Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34627>
 2025-04-22 14:58:34 +00:00
Georg Lehmann 3e26fc4498 nir/opt_algebraic: disable fsat(a + 1.0) opt if a can be NaN 
Foz-DB Navi21:
Totals from 9 (0.01% of 79789) affected shaders:
Instrs: 6782 -> 6796 (+0.21%); split: -0.03%, +0.24%
CodeSize: 40020 -> 40108 (+0.22%); split: -0.04%, +0.26%
Latency: 23764 -> 23758 (-0.03%)
InvThroughput: 6424 -> 6431 (+0.11%); split: -0.08%, +0.19%
SClause: 273 -> 275 (+0.73%)
Copies: 338 -> 339 (+0.30%)
VALU: 5138 -> 5147 (+0.18%); split: -0.06%, +0.23%
SALU: 349 -> 350 (+0.29%)
SMEM: 498 -> 500 (+0.40%)

Fixes: a4a3487aae ("nir/opt_algebraic: optimize patterns from Skia")
Reviewed-by: Alyssa Rosenzweig <alyssa@rosenzweig.io>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34125>
 2025-04-22 14:23:05 +00:00
Georg Lehmann a60d61cce8 nir: improve fadd is_a_number analysis by using the range 
Foz-DB Navi21:
Totals from 145 (0.18% of 79789) affected shaders:
Instrs: 168553 -> 168391 (-0.10%); split: -0.10%, +0.00%
CodeSize: 926708 -> 926684 (-0.00%)
Latency: 2210456 -> 2210329 (-0.01%); split: -0.01%, +0.00%
InvThroughput: 545992 -> 545768 (-0.04%)
SClause: 3084 -> 3085 (+0.03%)
VALU: 129521 -> 129360 (-0.12%)
SALU: 13085 -> 13084 (-0.01%)

Reviewed-by: Alyssa Rosenzweig <alyssa@rosenzweig.io>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34125>
 2025-04-22 14:23:05 +00:00
Georg Lehmann a6fd9f488a nir: add is_a_number analysis for ffma 
Foz-DB Navi21:
Totals from 508 (0.64% of 79789) affected shaders:
Instrs: 796183 -> 795838 (-0.04%)
CodeSize: 4303420 -> 4303384 (-0.00%); split: -0.00%, +0.00%
Latency: 7806095 -> 7805458 (-0.01%); split: -0.01%, +0.00%
InvThroughput: 1377028 -> 1376824 (-0.01%); split: -0.01%, +0.00%
Copies: 63297 -> 63299 (+0.00%); split: -0.00%, +0.00%
PreVGPRs: 29818 -> 29819 (+0.00%)
VALU: 562067 -> 561885 (-0.03%); split: -0.03%, +0.00%
SALU: 89896 -> 89733 (-0.18%)

Reviewed-by: Alyssa Rosenzweig <alyssa@rosenzweig.io>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34125>
 2025-04-22 14:23:05 +00:00
Georg Lehmann cb6d035925 nir: add range analysis for ffmaz 
Reviewed-by: Alyssa Rosenzweig <alyssa@rosenzweig.io>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34125>
 2025-04-22 14:23:05 +00:00
Georg Lehmann 8ad695195e nir/opt_algebraic: turn exact fmin(1.0, a) into fsat if a is not NaN and not negative 
Foz-DB Navi21:
Totals from 2456 (3.08% of 79789) affected shaders:
Instrs: 3415398 -> 3413352 (-0.06%); split: -0.06%, +0.00%
CodeSize: 18781096 -> 18776092 (-0.03%); split: -0.03%, +0.00%
VGPRs: 158512 -> 158528 (+0.01%)
Latency: 39528900 -> 39526687 (-0.01%); split: -0.01%, +0.00%
InvThroughput: 10612237 -> 10609296 (-0.03%); split: -0.03%, +0.00%
VClause: 71028 -> 71034 (+0.01%)
SClause: 93971 -> 93975 (+0.00%); split: -0.00%, +0.01%
Copies: 257525 -> 257521 (-0.00%); split: -0.01%, +0.01%
VALU: 2483374 -> 2481325 (-0.08%); split: -0.09%, +0.00%
SALU: 348207 -> 348211 (+0.00%)

Reviewed-by: Alyssa Rosenzweig <alyssa@rosenzweig.io>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34125>
 2025-04-22 14:23:04 +00:00
Georg Lehmann 18a0de1834 nir/opt_algebraic: optimize fmax(ffma(a, b, c), 0.0) to fsat 
Foz-DB Navi21:
Totals from 2621 (3.28% of 79789) affected shaders:
MaxWaves: 55744 -> 55736 (-0.01%)
Instrs: 2840180 -> 2832647 (-0.27%); split: -0.27%, +0.00%
CodeSize: 15497364 -> 15464692 (-0.21%); split: -0.21%, +0.00%
VGPRs: 138448 -> 138456 (+0.01%)
Latency: 22319512 -> 22307018 (-0.06%); split: -0.06%, +0.01%
InvThroughput: 5745108 -> 5729197 (-0.28%); split: -0.28%, +0.00%
Copies: 110279 -> 110268 (-0.01%); split: -0.04%, +0.03%
VALU: 2210578 -> 2203211 (-0.33%); split: -0.33%, +0.00%
SALU: 169014 -> 168841 (-0.10%)

Reviewed-by: Alyssa Rosenzweig <alyssa@rosenzweig.io>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34125>
 2025-04-22 14:23:04 +00:00
Georg Lehmann f71fc26393 nir/opt_algebraic: generalize fmax(fadd(a, b), 0.0) to fsat by not requiring fneg 
Not a large effect, but it's positive and makes the pattern simpler.

Foz-DB Navi21:
Totals from 1 (0.00% of 79789) affected shaders:
Instrs: 145 -> 138 (-4.83%)
CodeSize: 784 -> 756 (-3.57%)
Latency: 1495 -> 1487 (-0.54%)
InvThroughput: 210 -> 196 (-6.67%)
VALU: 103 -> 96 (-6.80%)

Reviewed-by: Alyssa Rosenzweig <alyssa@rosenzweig.io>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34125>
 2025-04-22 14:23:04 +00:00
Alyssa Rosenzweig 1050c69833 libagx: drop libagx_sub_sat 
should optimize in nir if needed.

Signed-off-by: Alyssa Rosenzweig <alyssa@rosenzweig.io>
Reviewed-by: Mary Guillemard <mary.guillemard@collabora.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34638>
 2025-04-22 12:47:54 +00:00
Alyssa Rosenzweig bfc18b6fb1 libagx: drop libagx_popcount 
use the common

Signed-off-by: Alyssa Rosenzweig <alyssa@rosenzweig.io>
Reviewed-by: Mary Guillemard <mary.guillemard@collabora.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34638>
 2025-04-22 12:47:54 +00:00
Alyssa Rosenzweig 9c4660d1a6 libagx: use #pragma once in geometry.h 
Signed-off-by: Alyssa Rosenzweig <alyssa@rosenzweig.io>
Reviewed-by: Mary Guillemard <mary.guillemard@collabora.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34638>
 2025-04-22 12:47:54 +00:00
Alyssa Rosenzweig 63a2831967 agx/nir_lower_tess: drop dead todo 
Signed-off-by: Alyssa Rosenzweig <alyssa@rosenzweig.io>
Reviewed-by: Mary Guillemard <mary.guillemard@collabora.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34638>
 2025-04-22 12:47:54 +00:00
Alyssa Rosenzweig 41960652e1 agx/nir_lower_tess: drop pointless helpers 
Signed-off-by: Alyssa Rosenzweig <alyssa@rosenzweig.io>
Reviewed-by: Mary Guillemard <mary.guillemard@collabora.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34638>
 2025-04-22 12:47:54 +00:00
Alyssa Rosenzweig 2a065fc446 agx/nir_lower_gs: use common nir_verts_in_output_prim 
Signed-off-by: Alyssa Rosenzweig <alyssa@rosenzweig.io>
Reviewed-by: Mary Guillemard <mary.guillemard@collabora.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34638>
 2025-04-22 12:47:54 +00:00
Alyssa Rosenzweig ea209c98fc agx/nir_lower_gs: drop silly fwd decl 
Signed-off-by: Alyssa Rosenzweig <alyssa@rosenzweig.io>
Reviewed-by: Mary Guillemard <mary.guillemard@collabora.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34638>
 2025-04-22 12:47:54 +00:00
Alyssa Rosenzweig ba9f86df51 agx/nir_lower_gs: privatize lower_output_to_var_state 
Signed-off-by: Alyssa Rosenzweig <alyssa@rosenzweig.io>
Reviewed-by: Mary Guillemard <mary.guillemard@collabora.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34638>
 2025-04-22 12:47:54 +00:00