AlexIndustrial/mesa
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

anv: extend Wa_14017794102 with lineage Wa_14023061436

Browse Source 
This workaround is applicable for Xe3 with new lineage.

Signed-off-by: Tapani Pälli <tapani.palli@intel.com>
Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/31963>
This commit is contained in:
Tapani Pälli
2024-10-25 08:38:31 +03:00
committed by Marge Bot
parent 9429c0075b
commit fbe5d41b58
2 changed files with 3 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
src/intel/vulkan/genX_cmd_compute.c
View File

@@ -1132,7 +1132,7 @@ cmd_buffer_trace_rays(struct anv_cmd_buffer *cmd_buffer,
pipeline->base.scratch_size);
btd.ScratchSpaceBuffer = scratch_surf >> ANV_SCRATCH_SPACE_SHIFT(GFX_VER);
}
#if INTEL_NEEDS_WA_14017794102
#if INTEL_NEEDS_WA_14017794102 || INTEL_NEEDS_WA_14023061436
btd.BTDMidthreadpreemption = false;
#endif
}
@@ -1184,7 +1184,7 @@ cmd_buffer_trace_rays(struct anv_cmd_buffer *cmd_buffer,
.BindingTablePointer = surfaces->offset,
.NumberofThreadsinGPGPUThreadGroup = 1,
.BTDMode = true,
#if INTEL_NEEDS_WA_14017794102
#if INTEL_NEEDS_WA_14017794102 || INTEL_NEEDS_WA_14023061436
.ThreadPreemption = false,
#endif
},

2
src/intel/vulkan/genX_init_state.c
View File

@@ -350,7 +350,7 @@ init_common_queue_state(struct anv_queue *queue, struct anv_batch *batch)
*/
.offset = device->btd_fifo_bo->offset,
};
#if INTEL_NEEDS_WA_14017794102
#if INTEL_NEEDS_WA_14017794102 || INTEL_NEEDS_WA_14023061436
btd.BTDMidthreadpreemption = false;
#endif
}