AlexIndustrial/mesa
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

radv/gfx10: Simplify output mask handling for NGG GS.

Browse Source 
We only ever get in this function for a NGG GS proper.

Reviewed-by: Samuel Pitoiset <samuel.pitoiset@gmail.com>
This commit is contained in:
Bas Nieuwenhuizen
2019-07-11 08:44:18 +02:00
committed by Samuel Pitoiset
parent 7515f41c78
commit f5982917ff
1 changed files with 1 additions and 12 deletions
Download Patch File Download Diff File Expand all files Collapse all files
src/amd/vulkan/radv_nir_to_llvm.c
+1 -12
View File
@@ -3626,18 +3626,7 @@ static void gfx10_ngg_gs_emit_epilogue_2(struct radv_shader_context *ctx)
outputs[noutput].slot_name = i;
outputs[noutput].slot_index = i == VARYING_SLOT_CLIP_DIST1;
if (ctx->stage == MESA_SHADER_VERTEX &&
!ctx->is_gs_copy_shader) {
outputs[noutput].usage_mask =
ctx->shader_info->info.vs.output_usage_mask[i];
} else if (ctx->stage == MESA_SHADER_TESS_EVAL) {
outputs[noutput].usage_mask =
ctx->shader_info->info.tes.output_usage_mask[i];
} else {
assert(ctx->is_gs_copy_shader || ctx->options->key.vs_common_out.as_ngg);
outputs[noutput].usage_mask =
ctx->shader_info->info.gs.output_usage_mask[i];
}
outputs[noutput].usage_mask = ctx->shader_info->info.gs.output_usage_mask[i];
for (unsigned j = 0; j < 4; j++, out_idx++) {
gep_idx[2] = LLVMConstInt(ctx->ac.i32, out_idx, false);