AlexIndustrial/mesa
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

intel: Refactor code in intel_miptree_choose_tiling().

Browse Source 
This reduces the nesting level slightly, and in my opinion, makes it a
bit easier to follow.

Signed-off-by: Kenneth Graunke <kenneth@whitecape.org>
Reviewed-by: Chad Versace <chad.versace@linux.intel.com>
Reviewed-by: Eric Anholt <eric@anholt.net>
This commit is contained in:
Kenneth Graunke
2013-04-10 13:46:10 -07:00
parent ba38ac062c
commit eef3dff3fd
1 changed files with 6 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files
src/mesa/drivers/dri/intel/intel_mipmap_tree.c
+6 -4
View File
@@ -342,15 +342,17 @@ intel_miptree_choose_tiling(struct intel_context *intel,
base_format == GL_DEPTH_STENCIL_EXT))
return I915_TILING_Y;
if (width0 >= 64) {
if (ALIGN(mt->total_width * mt->cpp, 512) < 32768)
return intel->gen >= 6 ? I915_TILING_Y : I915_TILING_X;
/* If the width is smaller than a tile, don't bother tiling. */
if (width0 < 64)
return I915_TILING_NONE;
if (ALIGN(mt->total_width * mt->cpp, 512) >= 32768) {
perf_debug("%dx%d miptree too large to blit, falling back to untiled",
mt->total_width, mt->total_height);
return I915_TILING_NONE;
}
return I915_TILING_NONE;
return intel->gen >= 6 ? I915_TILING_Y : I915_TILING_X;
}
struct intel_mipmap_tree *