AlexIndustrial/mesa
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

radeonsi: vectorize IO for better ALU vectorization

Browse Source 
Acked-by: Pierre-Eric Pelloux-Prayer <pierre-eric.pelloux-prayer@amd.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/6622>
This commit is contained in:
Marek Olšák
2020-07-24 16:16:46 -04:00
committed by Marge Bot
parent 98a52fecda
commit e823742e9f
1 changed files with 24 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files
src/gallium/drivers/radeonsi/si_shader_nir.c
+24
View File
@@ -627,6 +627,30 @@ static void si_lower_io(struct nir_shader *nir)
NIR_PASS_V(nir, nir_lower_global_vars_to_local);
}
/* The vectorization must be done after nir_lower_io_to_temporaries, because
* nir_lower_io_to_temporaries after vectorization breaks:
* piglit/bin/arb_gpu_shader5-interpolateAtOffset -auto -fbo
* TODO: It's probably a bug in nir_lower_io_to_temporaries.
*
* The vectorizer can only vectorize this:
* op src0.x, src1.x
* op src0.y, src1.y
*
* So it requires that inputs are already vectors and it must be the same
* vector between instructions. The vectorizer doesn't create vectors
* from independent scalar sources, so vectorize inputs.
*
* TODO: The pass fails this for VS: assert(b.shader->info.stage != MESA_SHADER_VERTEX);
*/
if (nir->info.stage != MESA_SHADER_VERTEX)
NIR_PASS_V(nir, nir_lower_io_to_vector, nir_var_shader_in);
/* Vectorize outputs, so that we don't split vectors before storing outputs. */
/* TODO: The pass fails an assertion for other shader stages. */
if (nir->info.stage == MESA_SHADER_TESS_CTRL ||
nir->info.stage == MESA_SHADER_FRAGMENT)
NIR_PASS_V(nir, nir_lower_io_to_vector, nir_var_shader_out);
if (nir->info.stage == MESA_SHADER_FRAGMENT)
si_nir_lower_color(nir);