AlexIndustrial/mesa
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

intel/isl: Reduce halign for disabled CCS on XeHP

Browse Source 
Reduce the space consumption of mipmapped images which don't use
compression.

Based on Bspec 43862 (r52666).

Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/29167>
This commit is contained in:
Nanley Chery
2022-04-25 12:35:54 -07:00
committed by Marge Bot
parent 0f41ffe230
commit c31d59f078
1 changed files with 25 additions and 7 deletions
Download Patch File Download Diff File Expand all files Collapse all files
src/intel/isl/isl_gfx12.c
+25 -7
View File
@@ -215,21 +215,39 @@ isl_gfx125_choose_image_alignment_el(const struct isl_device *dev,
*image_align_el = tiling == ISL_TILING_LINEAR ?
isl_extent3d(128, 4, 1) :
isl_extent3d(16, 4, 1);
} else {
} else if (_isl_surf_info_supports_ccs(dev, info->format, info->usage) ||
tiling == ISL_TILING_LINEAR) {
/* From RENDER_SURFACE_STATE::SurfaceHorizontalAlignment,
*
* - Losslessly Compressed Surfaces Must be HALIGN=128 for all
* supported Bpp
* - 64bpe and 128bpe Surfaces Must Be HALIGN=64Bytes or 128Bytes (4,
* 8 texels or 16 texels)
* - Linear Surfaces surfaces must use HALIGN=128, including 1D which
* is always Linear.
*
* Even though we could choose a horizontal alignment of 64B for certain
* 64 and 128-bit formats, we want to be able to enable CCS whenever
* possible and CCS requires 128B horizontal alignment.
*/
*image_align_el = isl_extent3d(128 * 8 / fmtl->bpb, 4, 1);
} else if (fmtl->bpb >= 64) {
assert(fmtl->bpb == 64 || fmtl->bpb == 128);
/* From RENDER_SURFACE_STATE::SurfaceHorizontalAlignment,
*
* - 64bpe and 128bpe Surfaces Must Be HALIGN=64Bytes or 128Bytes (4,
* 8 texels or 16 texels)
*
* HALIGN=128 is used for losslessly compressed or linear surfaces. For
* other surface types, pick the smaller alignment of HALIGN=64 to save
* space.
*/
*image_align_el = isl_extent3d(64 * 8 / fmtl->bpb, 4, 1);
} else {
/* From RENDER_SURFACE_STATE::SurfaceHorizontalAlignment,
*
* HALIGN=16Bytes(8 texels) is allowed only for 16b Depth, Stencil
* Surfaces (8b) and Tiled 24bpp, 48bpp and 96bpp surfaces
*
* HALIGN=16 would save the most space, but it is reserved for the cases
* handled earlier in this if-ladder. Choose the next smallest alignment
* possible, HALIGN=32.
*/
*image_align_el = isl_extent3d(32 * 8 / fmtl->bpb, 4, 1);
}
}