aco: fix consecutively written vgprs from vmem instructions
If one VMEM instruction uses a sampler and the other doesn't, we can't do this optimization. Totals from 47 (0.04% of 127638) affected shaders: CodeSize: 271744 -> 271656 (-0.03%); split: -0.04%, +0.01% Instrs: 52783 -> 52761 (-0.04%); split: -0.05%, +0.01% Cycles: 5547040 -> 5546952 (-0.00%); split: -0.00%, +0.00% VMEM: 10022 -> 9887 (-1.35%) Signed-off-by: Rhys Perry <pendingchaos02@gmail.com> Reviewed-by: Daniel Schürmann <daniel@schuermann.dev> Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/4949>
This commit is contained in:
@@ -200,20 +200,27 @@ struct wait_entry {
|
||||
uint8_t counters; /* use counter_type notion */
|
||||
bool wait_on_read:1;
|
||||
bool logical:1;
|
||||
bool has_vmem_nosampler:1;
|
||||
bool has_vmem_sampler:1;
|
||||
|
||||
wait_entry(wait_event event, wait_imm imm, bool logical, bool wait_on_read)
|
||||
: imm(imm), events(event), counters(get_counters_for_event(event)),
|
||||
wait_on_read(wait_on_read), logical(logical) {}
|
||||
wait_on_read(wait_on_read), logical(logical),
|
||||
has_vmem_nosampler(false), has_vmem_sampler(false) {}
|
||||
|
||||
bool join(const wait_entry& other)
|
||||
{
|
||||
bool changed = (other.events & ~events) ||
|
||||
(other.counters & ~counters) ||
|
||||
(other.wait_on_read && !wait_on_read);
|
||||
(other.wait_on_read && !wait_on_read) ||
|
||||
(other.has_vmem_nosampler && !has_vmem_nosampler) ||
|
||||
(other.has_vmem_sampler && !has_vmem_sampler);
|
||||
events |= other.events;
|
||||
counters |= other.counters;
|
||||
changed |= imm.combine(other.imm);
|
||||
wait_on_read = wait_on_read || other.wait_on_read;
|
||||
wait_on_read |= other.wait_on_read;
|
||||
has_vmem_nosampler |= other.has_vmem_nosampler;
|
||||
has_vmem_sampler |= other.has_vmem_sampler;
|
||||
assert(logical == other.logical);
|
||||
return changed;
|
||||
}
|
||||
@@ -230,6 +237,8 @@ struct wait_entry {
|
||||
if (counter == counter_vm) {
|
||||
imm.vm = wait_imm::unset_counter;
|
||||
events &= ~event_vmem;
|
||||
has_vmem_nosampler = false;
|
||||
has_vmem_sampler = false;
|
||||
}
|
||||
|
||||
if (counter == counter_exp) {
|
||||
@@ -402,7 +411,9 @@ wait_imm check_instr(Instruction* instr, wait_ctx& ctx)
|
||||
continue;
|
||||
|
||||
/* Vector Memory reads and writes return in the order they were issued */
|
||||
if (instr->isVMEM() && ((it->second.events & vm_events) == event_vmem))
|
||||
bool has_sampler = instr->format == Format::MIMG && !instr->operands[1].isUndefined() && instr->operands[1].regClass() == s4;
|
||||
if (instr->isVMEM() && ((it->second.events & vm_events) == event_vmem) &&
|
||||
it->second.has_vmem_nosampler == !has_sampler && it->second.has_vmem_sampler == has_sampler)
|
||||
continue;
|
||||
|
||||
/* LDS reads and writes return in the order they were issued. same for GDS */
|
||||
@@ -661,7 +672,8 @@ void update_counters_for_flat_load(wait_ctx& ctx, barrier_interaction barrier=ba
|
||||
ctx.pending_flat_vm = true;
|
||||
}
|
||||
|
||||
void insert_wait_entry(wait_ctx& ctx, PhysReg reg, RegClass rc, wait_event event, bool wait_on_read)
|
||||
void insert_wait_entry(wait_ctx& ctx, PhysReg reg, RegClass rc, wait_event event, bool wait_on_read,
|
||||
bool has_sampler=false)
|
||||
{
|
||||
uint16_t counters = get_counters_for_event(event);
|
||||
wait_imm imm;
|
||||
@@ -675,6 +687,8 @@ void insert_wait_entry(wait_ctx& ctx, PhysReg reg, RegClass rc, wait_event event
|
||||
imm.vs = 0;
|
||||
|
||||
wait_entry new_entry(event, imm, !rc.is_linear(), wait_on_read);
|
||||
new_entry.has_vmem_nosampler = (event & event_vmem) && !has_sampler;
|
||||
new_entry.has_vmem_sampler = (event & event_vmem) && has_sampler;
|
||||
|
||||
for (unsigned i = 0; i < rc.size(); i++) {
|
||||
auto it = ctx.gpr_map.emplace(PhysReg{reg.reg()+i}, new_entry);
|
||||
@@ -693,15 +707,15 @@ void insert_wait_entry(wait_ctx& ctx, PhysReg reg, RegClass rc, wait_event event
|
||||
}
|
||||
}
|
||||
|
||||
void insert_wait_entry(wait_ctx& ctx, Operand op, wait_event event)
|
||||
void insert_wait_entry(wait_ctx& ctx, Operand op, wait_event event, bool has_sampler=false)
|
||||
{
|
||||
if (!op.isConstant() && !op.isUndefined())
|
||||
insert_wait_entry(ctx, op.physReg(), op.regClass(), event, false);
|
||||
insert_wait_entry(ctx, op.physReg(), op.regClass(), event, false, has_sampler);
|
||||
}
|
||||
|
||||
void insert_wait_entry(wait_ctx& ctx, Definition def, wait_event event)
|
||||
void insert_wait_entry(wait_ctx& ctx, Definition def, wait_event event, bool has_sampler=false)
|
||||
{
|
||||
insert_wait_entry(ctx, def.physReg(), def.regClass(), event, true);
|
||||
insert_wait_entry(ctx, def.physReg(), def.regClass(), event, true, has_sampler);
|
||||
}
|
||||
|
||||
void gen(Instruction* instr, wait_ctx& ctx)
|
||||
@@ -778,8 +792,10 @@ void gen(Instruction* instr, wait_ctx& ctx)
|
||||
wait_event ev = !instr->definitions.empty() || ctx.chip_class < GFX10 ? event_vmem : event_vmem_store;
|
||||
update_counters(ctx, ev, get_barrier_interaction(instr));
|
||||
|
||||
bool has_sampler = instr->format == Format::MIMG && !instr->operands[1].isUndefined() && instr->operands[1].regClass() == s4;
|
||||
|
||||
if (!instr->definitions.empty())
|
||||
insert_wait_entry(ctx, instr->definitions[0], ev);
|
||||
insert_wait_entry(ctx, instr->definitions[0], ev, has_sampler);
|
||||
|
||||
if (ctx.chip_class == GFX6 &&
|
||||
instr->format != Format::MIMG &&
|
||||
|
||||
Reference in New Issue
Block a user