AlexIndustrial/mesa
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

i965/vec4: Fix off-by-one register class overallocation.

Browse Source 
Reviewed-by: Paul Berry <stereotype441@gmail.com>
This commit is contained in:
Francisco Jerez
2013-11-22 19:21:13 -08:00
parent a32817f3c2
commit af25addcd0
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
src/mesa/drivers/dri/i965/brw_vec4_reg_allocate.cpp
+1 -1
View File
@@ -121,7 +121,7 @@ brw_vec4_alloc_reg_set(struct brw_context *brw)
if (brw->gen >= 6)
ra_set_allocate_round_robin(brw->vec4.regs);
ralloc_free(brw->vec4.classes);
brw->vec4.classes = ralloc_array(brw, int, class_count + 1);
brw->vec4.classes = ralloc_array(brw, int, class_count);
/* Now, add the registers to their classes, and add the conflicts
* between them and the base GRF registers (and also each other).