AlexIndustrial/mesa
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

iris: Optimize genX(emit_depth_state_workarounds)

Browse Source 
Only emit the workaround as needed.

Reviewed-by: Kenneth Graunke <kenneth@whitecape.org>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/11454>
This commit is contained in:
Nanley Chery
2021-06-16 10:22:48 -07:00
committed by Marge Bot
parent e86fb61106
commit ab4d411387
1 changed files with 32 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files
src/gallium/drivers/iris/iris_state.c
+32
View File
@@ -1143,6 +1143,14 @@ struct iris_depth_buffer_state {
GENX(3DSTATE_CLEAR_PARAMS_length)];
};
#if GFX_VERx10 == 120
enum iris_depth_reg_mode {
IRIS_DEPTH_REG_MODE_HW_DEFAULT = 0,
IRIS_DEPTH_REG_MODE_D16,
IRIS_DEPTH_REG_MODE_UNKNOWN,
};
#endif
/**
* Generation-specific context state (ice->state.genx->...).
*
@@ -1166,6 +1174,10 @@ struct iris_genx_state {
bool object_preemption;
#endif
#if GFX_VERx10 == 120
enum iris_depth_reg_mode depth_reg_mode;
#endif
struct {
#if GFX_VER == 8
struct brw_image_param image_param[PIPE_MAX_SHADER_IMAGES];
@@ -5537,6 +5549,19 @@ genX(emit_depth_state_workarounds)(struct iris_context *ice,
#if GFX_VERx10 == 120
const bool fmt_is_d16 = surf->format == ISL_FORMAT_R16_UNORM;
switch (ice->state.genx->depth_reg_mode) {
case IRIS_DEPTH_REG_MODE_HW_DEFAULT:
if (!fmt_is_d16)
return;
break;
case IRIS_DEPTH_REG_MODE_D16:
if (fmt_is_d16)
return;
break;
case IRIS_DEPTH_REG_MODE_UNKNOWN:
break;
}
/* We'll change some CHICKEN registers depending on the depth surface
* format. Do a depth flush and stall so the pipeline is not using these
* settings while we change the registers.
@@ -5564,6 +5589,9 @@ genX(emit_depth_state_workarounds)(struct iris_context *ice,
reg.HZDepthTestLEGEOptimizationDisable = fmt_is_d16;
reg.HZDepthTestLEGEOptimizationDisableMask = true;
}
ice->state.genx->depth_reg_mode =
fmt_is_d16 ? IRIS_DEPTH_REG_MODE_D16 : IRIS_DEPTH_REG_MODE_HW_DEFAULT;
#endif
}
@@ -7872,6 +7900,10 @@ iris_lost_genx_state(struct iris_context *ice, struct iris_batch *batch)
{
struct iris_genx_state *genx = ice->state.genx;
#if GFX_VERx10 == 120
genx->depth_reg_mode = IRIS_DEPTH_REG_MODE_UNKNOWN;
#endif
memset(genx->last_index_buffer, 0, sizeof(genx->last_index_buffer));
}