AlexIndustrial/mesa
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

i965/nir/vec4: Implement equality ops on vectors

Browse Source 
Adds NIR ALU operations:
   * nir_op_ball_fequal2
   * nir_op_ball_iequal2
   * nir_op_ball_fequal3
   * nir_op_ball_iequal3
   * nir_op_ball_fequal4
   * nir_op_ball_iequal4

Reviewed-by: Jason Ekstrand <jason.ekstrand@intel.com>
This commit is contained in:
Antia Puentes
2015-06-17 00:55:24 +02:00
committed by Jason Ekstrand
parent 84d4a9dc2c
commit 8be4b876c9
1 changed files with 33 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files
src/mesa/drivers/dri/i965/brw_vec4_nir.cpp
+33
View File
@@ -922,6 +922,39 @@ vec4_visitor::nir_emit_alu(nir_alu_instr *instr)
brw_conditional_for_nir_comparison(instr->op)));
break;
case nir_op_ball_fequal2:
case nir_op_ball_iequal2:
case nir_op_ball_fequal3:
case nir_op_ball_iequal3:
case nir_op_ball_fequal4:
case nir_op_ball_iequal4: {
dst_reg tmp = dst_reg(this, glsl_type::bool_type);
switch (instr->op) {
case nir_op_ball_fequal2:
case nir_op_ball_iequal2:
tmp.writemask = WRITEMASK_XY;
break;
case nir_op_ball_fequal3:
case nir_op_ball_iequal3:
tmp.writemask = WRITEMASK_XYZ;
break;
case nir_op_ball_fequal4:
case nir_op_ball_iequal4:
tmp.writemask = WRITEMASK_XYZW;
break;
default:
unreachable("not reached");
}
emit(CMP(tmp, op[0], op[1],
brw_conditional_for_nir_comparison(instr->op)));
emit(MOV(dst, src_reg(0)));
inst = emit(MOV(dst, src_reg(~0)));
inst->predicate = BRW_PREDICATE_ALIGN16_ALL4H;
break;
}
default:
unreachable("Unimplemented ALU operation");
}