r600: set DX10_CLAMP for compute shader too
I really intended to set this for all shader stages by
3835009796 but missed it for compute shaders
(because it's in a different source file...).
Reviewed-by: Dave Airlie <airlied@redhat.com>
This commit is contained in:
@@ -746,8 +746,9 @@ void evergreen_emit_cs_shader(struct r600_context *rctx,
|
||||
radeon_compute_set_context_reg_seq(cs, R_0288D0_SQ_PGM_START_LS, 3);
|
||||
radeon_emit(cs, va >> 8); /* R_0288D0_SQ_PGM_START_LS */
|
||||
radeon_emit(cs, /* R_0288D4_SQ_PGM_RESOURCES_LS */
|
||||
S_0288D4_NUM_GPRS(ngpr)
|
||||
| S_0288D4_STACK_SIZE(nstack));
|
||||
S_0288D4_NUM_GPRS(ngpr) |
|
||||
S_0288D4_DX10_CLAMP(1) |
|
||||
S_0288D4_STACK_SIZE(nstack));
|
||||
radeon_emit(cs, 0); /* R_0288D8_SQ_PGM_RESOURCES_LS_2 */
|
||||
|
||||
radeon_emit(cs, PKT3C(PKT3_NOP, 0, 0));
|
||||
|
||||
Reference in New Issue
Block a user