AlexIndustrial/mesa
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

pan/bi: Move int64 lowering before idiv lowering

Browse Source 
Otherwise all 64 divisions will be skipped.

Signed-off-by: Boris Brezillon <boris.brezillon@collabora.com>
Reviewed-by: Alyssa Rosenzweig <alyssa.rosenzweig@collabora.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/9520>
This commit is contained in:
Boris Brezillon
2021-01-25 17:09:25 +01:00
committed by Marge Bot
parent f7bbfbaeb5
commit 691c47dd6c
1 changed files with 2 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
src/panfrost/bifrost/bifrost_compile.c
+2 -1
View File
@@ -2775,7 +2775,6 @@ bi_optimize_nir(nir_shader *nir)
unsigned lower_flrp = 16 | 32 | 64;
NIR_PASS(progress, nir, nir_lower_regs_to_ssa);
NIR_PASS(progress, nir, nir_lower_idiv, nir_lower_idiv_fast);
nir_lower_tex_options lower_tex_options = {
.lower_txs_lod = true,
@@ -2790,6 +2789,8 @@ bi_optimize_nir(nir_shader *nir)
NIR_PASS(progress, nir, nir_lower_int64);
NIR_PASS(progress, nir, nir_lower_idiv, nir_lower_idiv_fast);
NIR_PASS(progress, nir, nir_lower_tex, &lower_tex_options);
NIR_PASS(progress, nir, nir_lower_alu_to_scalar, NULL, NULL);
NIR_PASS(progress, nir, nir_lower_load_const_to_scalar);