AlexIndustrial/mesa
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

i965/gen6: Remove check for stencil format

Browse Source 
There are is no alternative.

Reviewed-by: Samuel Iglesias Gons\341lvez <siglesias@igalia.com>
Reviewed-by: Jason Ekstrand <jason@jlekstrand.net>
Signed-off-by: Topi Pohjolainen <topi.pohjolainen@intel.com>
This commit is contained in:
Topi Pohjolainen
2016-12-29 10:06:16 +02:00
parent 19412abb3f
commit 5201d2991b
1 changed files with 8 additions and 14 deletions
Download Patch File Download Diff File Expand all files Collapse all files
src/mesa/drivers/dri/i965/gen6_depth_state.c
+8 -14
View File
@@ -191,20 +191,14 @@ gen6_emit_depth_stencil_hiz(struct brw_context *brw,
uint32_t offset = 0;
if (stencil_mt->array_layout == ALL_SLICES_AT_EACH_LOD) {
if (stencil_mt->format == MESA_FORMAT_S_UINT8) {
/* Note: we can't compute the stencil offset using
* intel_region_get_aligned_offset(), because stencil_region
* claims that the region is untiled even though it's W tiled.
*/
offset =
stencil_mt->level[lod].level_y * stencil_mt->pitch +
stencil_mt->level[lod].level_x * 64;
} else {
offset = intel_miptree_get_aligned_offset(
stencil_mt,
stencil_mt->level[lod].level_x,
stencil_mt->level[lod].level_y);
}
assert(stencil_mt->format == MESA_FORMAT_S_UINT8);
/* Note: we can't compute the stencil offset using
* intel_region_get_aligned_offset(), because stencil_region
* claims that the region is untiled even though it's W tiled.
*/
offset = stencil_mt->level[lod].level_y * stencil_mt->pitch +
stencil_mt->level[lod].level_x * 64;
}
BEGIN_BATCH(3);