AlexIndustrial/mesa
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

anv: Add flush reason to NEEDS_END_OF_PIPE_SYNC

Browse Source 
cs_stall gets inserted if both flushes and invalidates are required.
This cs_stall reason was not called out explicitly, until now.

Reviewed-by: Mark Janes <markjanes@swizzler.org>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/21505>
This commit is contained in:
Felix DeGrood
2023-02-23 18:28:49 +00:00
committed by Marge Bot
parent bdeb849e25
commit 50bda45d15
2 changed files with 7 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files
src/intel/vulkan/anv_private.h
+1 -2
View File
@@ -4207,8 +4207,7 @@ anv_add_pending_pipe_bits(struct anv_cmd_buffer* cmd_buffer,
const char* reason)
{
cmd_buffer->state.pending_pipe_bits |= bits;
if (INTEL_DEBUG(DEBUG_PIPE_CONTROL) && bits)
{
if (INTEL_DEBUG(DEBUG_PIPE_CONTROL) && bits) {
fputs("pc: add ", stdout);
anv_dump_pipe_bits(bits, stdout);
fprintf(stdout, "reason: %s\n", reason);
src/intel/vulkan/genX_cmd_buffer.c
+6
View File
@@ -1613,6 +1613,12 @@ genX(emit_apply_pipe_flushes)(struct anv_batch *batch,
(bits & ANV_PIPE_NEEDS_END_OF_PIPE_SYNC_BIT)) {
bits |= ANV_PIPE_END_OF_PIPE_SYNC_BIT;
bits &= ~ANV_PIPE_NEEDS_END_OF_PIPE_SYNC_BIT;
if (INTEL_DEBUG(DEBUG_PIPE_CONTROL) && bits) {
fputs("pc: add ", stderr);
anv_dump_pipe_bits(ANV_PIPE_END_OF_PIPE_SYNC_BIT, stdout);
fprintf(stderr, "reason: Ensure flushes done before invalidate\n");
}
}
/* Project: SKL / Argument: LRI Post Sync Operation [23]