AlexIndustrial/mesa
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

intel/genxml: Fix XY_BLOCK_COPY_BLT destination tiling field type

Browse Source 
Fixes: 2f58a63b2f ("intel/genxml: Add XY_BLOCK_COPY_BLT on Tigerlake and later.")
Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/13809>
This commit is contained in:
Kenneth Graunke
2021-11-09 18:26:35 -08:00
committed by Marge Bot
parent 29025f66fd
commit 406ff7473a
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
src/intel/genxml/gen125.xml
+1 -1
View File
@@ -7361,7 +7361,7 @@
<field name="Destination MOCS" start="53" end="59" type="uint" nonzero="true"/>
<field name="Destination Control Surface Type" start="60" end="60" type="uint"/>
<field name="Destination Compression Enable" start="61" end="61" type="bool"/>
<field name="Destination Tiling" start="62" end="63" type="int" prefix="XY_TILE">
<field name="Destination Tiling" start="62" end="63" type="uint" prefix="XY_TILE">
<value name="LINEAR" value="0"/>
<value name="X" value="1"/>
<value name="4" value="2"/>