radeon: extend CIK_UCONFIG_REG_END for performance counters
Reviewed-by: Marek Olšák <marek.olsak@amd.com>
This commit is contained in:
committed by
Nicolai Hähnle
parent
b589e18a98
commit
1aa3b48c12
@@ -31,7 +31,7 @@
|
||||
#define SI_SH_REG_OFFSET 0x0000B000
|
||||
#define SI_SH_REG_END 0x0000C000
|
||||
#define CIK_UCONFIG_REG_OFFSET 0x00030000
|
||||
#define CIK_UCONFIG_REG_END 0x00031000
|
||||
#define CIK_UCONFIG_REG_END 0x00038000
|
||||
|
||||
#define PKT_TYPE_S(x) (((x) & 0x3) << 30)
|
||||
#define PKT_COUNT_S(x) (((x) & 0x3FFF) << 16)
|
||||
|
||||
@@ -32,7 +32,7 @@
|
||||
#define SI_CONTEXT_REG_OFFSET 0x00028000
|
||||
#define SI_CONTEXT_REG_END 0x00029000
|
||||
#define CIK_UCONFIG_REG_OFFSET 0x00030000
|
||||
#define CIK_UCONFIG_REG_END 0x00031000
|
||||
#define CIK_UCONFIG_REG_END 0x00038000
|
||||
|
||||
#define EVENT_TYPE_CACHE_FLUSH 0x6
|
||||
#define EVENT_TYPE_PS_PARTIAL_FLUSH 0x10
|
||||
|
||||
Reference in New Issue
Block a user