ac: make sure VEGA20 and MI200 version ranges don't overlap with other chips
Reviewed-by: Pierre-Eric Pelloux-Prayer <pierre-eric.pelloux-prayer@amd.com> Reviewed-by: Qiang Yu <yuq825@gmail.com> Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/31187>
This commit is contained in:
@@ -81,7 +81,7 @@
|
||||
|
||||
#define AMDGPU_VEGA10_RANGE 0x01, 0x14 //# 1 <= x < 20
|
||||
#define AMDGPU_VEGA12_RANGE 0x14, 0x28 //# 20 <= x < 40
|
||||
#define AMDGPU_VEGA20_RANGE 0x28, 0xFF //# 40 <= x < max
|
||||
#define AMDGPU_VEGA20_RANGE 0x28, 0x32 //# 40 <= x < max
|
||||
|
||||
#define AMDGPU_RAVEN_RANGE 0x01, 0x81 //# 1 <= x < 129
|
||||
#define AMDGPU_RAVEN2_RANGE 0x81, 0x90 //# 129 <= x < 144
|
||||
|
||||
@@ -21,7 +21,7 @@
|
||||
#include <ctype.h>
|
||||
|
||||
#define AMDGPU_MI100_RANGE 0x32, 0x3C
|
||||
#define AMDGPU_MI200_RANGE 0x3C, 0xFF
|
||||
#define AMDGPU_MI200_RANGE 0x3C, 0x46
|
||||
#define AMDGPU_GFX940_RANGE 0x46, 0xFF
|
||||
|
||||
#define ASICREV_IS_MI100(r) ASICREV_IS(r, MI100)
|
||||
|
||||
Reference in New Issue
Block a user