etnaviv: isa: Correct #instruction-alu-no-dst-maybe-src1-src2 name
Signed-off-by: Christian Gmeiner <cgmeiner@igalia.com> Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27871>
This commit is contained in:
committed by
Marge Bot
parent
dfb2fcf652
commit
10a7cf3121
@@ -352,7 +352,7 @@ SPDX-License-Identifier: MIT
|
||||
({SRC0_USE} != 0) && ({SRC1_USE} != 0)
|
||||
</expr>
|
||||
|
||||
<bitset name="#instruction-alu-no-dst-maybe-src1-src2" extends="#instruction-alu">
|
||||
<bitset name="#instruction-alu-no-dst-maybe-src0-src1" extends="#instruction-alu">
|
||||
<doc>Needed for texkill</doc>
|
||||
<display>
|
||||
{NAME}{COND}{TYPE}{PMODE}{THREAD}{RMODE} {DST:align=18}{DST_FULL}, void, void, void
|
||||
@@ -1011,7 +1011,7 @@ SPDX-License-Identifier: MIT
|
||||
<pattern pos="80">0</pattern> <!-- OPCODE_BIT6 -->
|
||||
</bitset>
|
||||
|
||||
<bitset name="texkill" extends="#instruction-alu-no-dst-maybe-src1-src2">
|
||||
<bitset name="texkill" extends="#instruction-alu-no-dst-maybe-src0-src1">
|
||||
<pattern low="0" high="5">010111</pattern> <!-- OPC -->
|
||||
<pattern pos="80">0</pattern> <!-- OPCODE_BIT6 -->
|
||||
</bitset>
|
||||
|
||||
Reference in New Issue
Block a user