AlexIndustrial/mesa
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
dc7fbe114bac338e7075efdb325053ef41dad91c
mesa/src/gallium/drivers
T
History
Alyssa Rosenzweig dc7fbe114b panfrost: Drop implicit blend pooling 
We dropped blend shader pools a long time ago for various reasons, but
the indirection required remained. Oops.

Signed-off-by: Alyssa Rosenzweig <alyssa.rosenzweig@collabora.com>
Reviewed-by: Tomeu Vizoso <tomeu.vizoso@collabora.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/6373>
2020-08-20 18:15:00 +02:00
..
etnaviv
etnaviv: completely turn off MSAA
2020-08-11 09:19:57 +00:00
freedreno
freedreno/a6xx: fix occlusion query with more than one tile
2020-08-19 14:03:42 +00:00
i915
gallium: replace 16BIT_TEMPS cap with 16BIT_CONSTS
2020-08-05 21:00:44 +00:00
iris
iris: Fix headerless sampler messages in compute shaders with preemption
2020-08-20 14:57:40 +00:00
kmsro
kmsro: Extend to include ingenic-drm
2019-12-21 18:27:51 +01:00
lima
lima: Fix lima_screen_query_dmabuf_modifiers()
2020-08-04 13:58:33 +00:00
llvmpipe
llvmpipe/nir: lower some more packing at nir level.
2020-08-19 10:16:49 +10:00
nouveau
nv50/ir/nir: support load_work_dim
2020-08-19 18:11:42 +00:00
panfrost
panfrost: Drop implicit blend pooling
2020-08-20 18:15:00 +02:00
r300
gallium: replace 16BIT_TEMPS cap with 16BIT_CONSTS
2020-08-05 21:00:44 +00:00
r600
r600: Enable compute shaders for NIR code path
2020-08-09 13:45:36 +00:00
radeon
radeon/vcn: fix jpeg decode for navi10
2020-08-10 16:39:48 +00:00
radeonsi
radeonsi: fix compute-based culling with VERTEX_COUNTER_GDS_MODE == 1
2020-08-12 17:39:09 +00:00
softpipe
softpipe: Enable PIPE_CAP_TGSI_ANY_REG_AS_ADDRESS;
2020-07-23 00:24:26 +00:00
svga
util: Change a codegenned switch statement to a nice little table.
2020-08-12 14:22:24 -07:00
swr
gallivm/nir: fixup compact TCS variable storage.
2020-08-19 10:16:36 +10:00
tegra
meson: use gnu_symbol_visibility argument
2020-06-01 18:59:18 +00:00
v3d
gallium: replace 16BIT_TEMPS cap with 16BIT_CONSTS
2020-08-05 21:00:44 +00:00
vc4
gallium: replace 16BIT_TEMPS cap with 16BIT_CONSTS
2020-08-05 21:00:44 +00:00
virgl
gallium: replace 16BIT_TEMPS cap with 16BIT_CONSTS
2020-08-05 21:00:44 +00:00
zink
zink: invalidate pipeline hash on more changes
2020-08-14 04:30:11 +00:00