Logo
Explore Help
Register Sign In
AlexIndustrial/mesa
1
0
Fork 0
You've already forked mesa
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
7e4870e8e5bd1694fbc7f210d8fdf8460fb3c1b3
mesa/src/amd
T
History
Daniel Schürmann 7e4870e8e5 amd: Do shader binary alignment for prefetch at memory allocation time.
This makes it consistent between drivers and compilers.

Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/23799>
2023-07-11 12:01:45 +00:00
..
addrlib
amd/addrlib: add ADDR_FMT_BG_RG_16_16_16_16
2023-06-01 17:59:39 +00:00
ci
Revert "Revert "radv: Enable ray tracing pipelines by default""
2023-07-08 10:10:15 +00:00
common
amd: Do shader binary alignment for prefetch at memory allocation time.
2023-07-11 12:01:45 +00:00
compiler
amd: Do shader binary alignment for prefetch at memory allocation time.
2023-07-11 12:01:45 +00:00
drm-shim
amd/drm-shim: use fixed-width types
2023-06-23 18:35:52 +00:00
llvm
aco,ac/llvm,ac/nir,vtn: unify cube opcodes
2023-06-30 15:35:03 +00:00
registers
ac,radeonsi,winsyses: switch to SPDX-License-Identifier: MIT
2023-05-24 21:48:19 +00:00
vulkan
amd: Do shader binary alignment for prefetch at memory allocation time.
2023-07-11 12:01:45 +00:00
meson.build
meson: build radeonsi with aco
2023-05-15 02:01:10 +00:00
Powered by Gitea Version: 1.26.0 Page: 297ms Template: 4ms
catppuccin-mocha-sky
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API