AlexIndustrial/mesa
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
392293ce4820d28207767e2a9f89cd10cbd6a1d7
mesa/src/amd
T
History
Natalie Vock 6d799ac283 aco: Add pass for spilling call-related registers 
This is a post-RA pass that tracks registers that are preserved by the
ABI, but clobbered by shader code. The pass inserts scratch spills and
reloads in appropriate locations to ensure the register values at the
end of the shader are the same as they were at the start.

Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/38281>
2025-12-08 19:12:55 +00:00
..
addrlib
amd: rename most GFX115x definitions for released chips
2025-12-03 13:29:07 +00:00
ci
amd: rename most GFX115x definitions for released chips
2025-12-03 13:29:07 +00:00
common
nir: Use nir_shader_intrinsics_pass in nir_lower_io_to_scalar
2025-12-05 22:30:22 +00:00
compiler
aco: Add pass for spilling call-related registers
2025-12-08 19:12:55 +00:00
drm-shim
amd: rename most GFX115x definitions for released chips
2025-12-03 13:29:07 +00:00
gmlib
meson: Relax -Wmaybe-uninitialized errors
2025-09-16 06:16:20 +00:00
lanczoslib
meson: Relax -Wmaybe-uninitialized errors
2025-09-16 06:16:20 +00:00
llvm
nir: remove load_smem_amd
2025-10-08 08:54:11 +00:00
registers
amd: Rename GFX1103_R1/R2 to PHOENIX/2
2024-11-20 02:14:40 +00:00
vpelib
amd/vpelib: add FL capabilitie and lut container size
2025-09-22 10:37:22 +00:00
vulkan
radv/rt: Use traversal vars for object origin/direction in ahit/isec
2025-12-08 18:29:49 +00:00
meson.build
radv/tests: require drm-shim and use it instead of RADV_FORCE_FAMILY
2025-11-19 07:11:05 +00:00