From bfcf03872eafedf7aba93ba758067dd121323d9a Mon Sep 17 00:00:00 2001
From: Qiang Yu <yuq825@gmail.com>
Date: Wed, 29 Mar 2023 15:28:28 +0800
Subject: [PATCH] radv: implement nir_load_barycentric_optimize_amd
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

Reviewed-by: Timur Kristóf <timur.kristof@gmail.com>
Signed-off-by: Qiang Yu <yuq825@gmail.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/22199>
---
 src/amd/vulkan/nir/radv_nir_lower_abi.c | 6 ++++++
 1 file changed, 6 insertions(+)

diff --git a/src/amd/vulkan/nir/radv_nir_lower_abi.c b/src/amd/vulkan/nir/radv_nir_lower_abi.c
index 3b23fce6224..b5ebccf75aa 100644
--- a/src/amd/vulkan/nir/radv_nir_lower_abi.c
+++ b/src/amd/vulkan/nir/radv_nir_lower_abi.c
@@ -454,6 +454,12 @@ lower_abi_instr(nir_builder *b, nir_instr *instr, void *state)
       replacement = nir_ine_imm(b, sample_coverage, 0);
       break;
    }
+   case nir_intrinsic_load_barycentric_optimize_amd: {
+      nir_ssa_def *prim_mask = ac_nir_load_arg(b, &s->args->ac, s->args->ac.prim_mask);
+      /* enabled when bit 31 is set */
+      replacement = nir_ilt(b, prim_mask, nir_imm_int(b, 0));
+      break;
+   }
    default:
       progress = false;
       break;