From 207eb94445039533864ed2f4a5a32f6679e61412 Mon Sep 17 00:00:00 2001 From: =?UTF-8?q?Tapani=20P=C3=A4lli?= Date: Tue, 28 Feb 2023 19:28:52 +0200 Subject: [PATCH] intel/compiler: add comment about workaround on simd width MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Signed-off-by: Tapani Pälli Reviewed-by: Lionel Landwerlin Part-of: --- src/intel/compiler/brw_fs_visitor.cpp | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/src/intel/compiler/brw_fs_visitor.cpp b/src/intel/compiler/brw_fs_visitor.cpp index d21be91323a..f43e4787bc0 100644 --- a/src/intel/compiler/brw_fs_visitor.cpp +++ b/src/intel/compiler/brw_fs_visitor.cpp @@ -888,6 +888,12 @@ fs_visitor::emit_fb_writes() this->outputs[0].file != BAD_FILE); assert(!prog_data->dual_src_blend || key->nr_color_regions == 1); + /* Following condition implements Wa_14017468336: + * + * "If dual source blend is enabled do not enable SIMD32 dispatch" and + * "For a thread dispatched as SIMD32, must not issue SIMD8 message with Last + * Render Target Select set." + */ if (devinfo->ver >= 11 && devinfo->ver <= 12 && prog_data->dual_src_blend) { /* The dual-source RT write messages fail to release the thread